coreboot June 2009

coreboot@coreboot.org

84 participants
500 discussions

[v2] r4372 - trunk/util/superiotool
by svn＠coreboot.org 26 Jun '09

26 Jun '09

Author: uwe Date: 2009-06-26 17:16:21 +0200 (Fri, 26 Jun 2009) New Revision: 4372 Modified: trunk/util/superiotool/fintek.c Log: Add dump information for F71862FG and F71863FG. Signed-off-by: Arjan Koers <0h3q2rmn2bdb(a)list.nospam.xutrox.com> Acked-by: Uwe Hermann <uwe(a)hermann-uwe.de> Modified: trunk/util/superiotool/fintek.c =================================================================== --- trunk/util/superiotool/fintek.c 2009-06-25 21:44:38 UTC (rev 4371) +++ trunk/util/superiotool/fintek.c 2009-06-26 15:16:21 UTC (rev 4372) @@ -31,6 +31,50 @@ static const struct superio_registers reg_table[] = { {0x0106, "F71862FG / F71863FG", { /* Same ID? Datasheet typo? */ + /* We assume reserved bits are read as 0. */ + {NOLDN, NULL, + {0x20,0x21,0x23,0x24,0x25,0x26,0x27,0x28,0x29,0x2a, + 0x2b,0x2c,0x2d,EOT}, + {0x06,0x01,0x19,0x34,0x00,0x00,MISC,0x00,0x00,0x00, + 0x00,0x00,0x08,EOT}}, + {0x0, "FDC", + {0x30,0x60,0x61,0x70,0x74,0xf0,0xf2,0xf4,EOT}, + {0x01,0x03,0xf0,0x06,0x02,0x0e,0x03,0x00,EOT}}, + {0x1, "UART1", + {0x30,0x60,0x61,0x70,0xf0,EOT}, + {0x01,0x03,0xf8,0x04,0x00,EOT}}, + {0x2, "UART2", + {0x30,0x60,0x61,0x70,0xf0,0xf1,EOT}, + {0x01,0x02,0xf8,0x03,0x00,0x00,EOT}}, + {0x3, "Parallel port", + {0x30,0x60,0x61,0x70,0x74,0xf0,EOT}, + {0x01,0x03,0x78,0x07,0x03,0x42,EOT}}, + {0x4, "Hardware monitor", + {0x30,0x60,0x61,0x70,EOT}, + {0x01,0x02,0x95,0x00,EOT}}, + {0x5, "Keyboard", + {0x30,0x60,0x61,0x70,0x72,EOT}, + {0x01,0x00,0x60,0x00,0x00,EOT}}, + {0x6, "GPIO", + {0xf0,0xf1,0xf2,0xf3,0xe0,0xe1,0xe2,0xe3,0xd0,0xd1, + 0xd2,0xd3,0xc0,0xc1,0xc2,0xc3,0xb0,0xb1,0xb2,0xb3, + EOT}, + {0x00,0x0f,NANA,0x00,0x00,0xff,NANA,0x00,0x00,0xff, + NANA,0x00,0x00,0x0f,NANA,0x00,0x00,0x3f,NANA,0x00, + EOT}}, + {0x7, "VID", + {0x30,0x60,0x61, 0xf0,0xf1,0xf2,0xf3,0xf4,0xf5,0xf6, + 0xf7,EOT}, + {0x00,0x00,0x00, 0x00,0x00,MISC,0x00,NANA,0x00,0x00, + 0x00,EOT}}, + {0x8, "SPI", + {0xf0,0xf1,0xf2,0xf3,0xf4,0xf5,0xf6,0xf7,0xf8,0xfa, + 0xfb,0xfc,0xfd,0xfe,0xff,EOT}, + {0x10,0x04,0x01,NANA,0x00,0x00,0x00,NANA,0x00,0x00, + 0x00,0x00,0x00,0x00,0x00,EOT}}, + {0xa, "PME, ACPI", + {0x30,0xf0,0xf1,0xf4,0xf5,0xf7,EOT}, + {0x00,0x00,NANA,0x06,0x1c,0x01,EOT}}, {EOT}}}, {0x4103, "F71872F/FG / F71806F/FG", { /* Same ID? Datasheet typo? */ {EOT}}},

1 0

Re: [coreboot] User:Hailfinger/Drafts/Women
by Joseph Smith 26 Jun '09

26 Jun '09

On Thu, 25 Jun 2009 18:33:26 +0200, Peter Stuge <peter(a)stuge.se> wrote: > Joseph Smith wrote: >> Carl-Daniel what does this have to do with anything? >> >> http://www.coreboot.org/User:Hailfinger/Drafts/Women > > I think that's actually a good idea. It's nice to clearly state that > we do want female contributors as well. Why not just say EVERYONE is welcome to contribute. We don't see many Three Toe Sloth developers, should we make a wiki page stating encouraging Three Toe Sloth's to contribute to coreboot as well? The list could go on and on...Get my point? -- Thanks, Joseph Smith Set-Top-Linux www.settoplinux.org

4 5

build service results for r4371
by coreboot information 25 Jun '09

25 Jun '09

Dear coreboot readers! This is the automatic build system of coreboot. The developer "myles" checked in revision 4371 to the coreboot repository. This caused the following changes: Change Log: Remove the object files for cbfs from target directories and add a cbfstool-clean target to the Makefile. Signed-off-by: Myles Watson <mylesgw(a)gmail.com> Acked-by: Ronald G. Minnich <rminnich(a)gmail.com> Build Log: Compilation of motorola:sandpointx3_altimus_mpc7410 is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4371&device=sandpointx3_al… Compilation of via:epia-m700 is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4371&device=epia-m700&vend… If something broke during this checkin please be a pain in myles's neck until the issue is fixed. If this issue is not fixed within 24h the revision should be backed out. Best regards, coreboot automatic build system

1 0

CBFS build directory
by Myles Watson 25 Jun '09

25 Jun '09

The object files for cbfs clutter target directories. This fixes it. I also added a cbfstool-clean target to the Makefile. before: myles@orangutan:targets$ ls emulation/qemu-x86/qemu-x86 Makefile cbfstool coreboot.rom.bootblock fs.o resize.o Makefile.settings cbfstool.o create.o normal romcc add.o config.py delete.o payload.elf tools bootblock.o coreboot.rom extract.o print.o util.o after: myles@orangutan:targets$ ls emulation/qemu-x86/qemu-x86 Makefile cbfs coreboot.rom normal romcc Makefile.settings config.py coreboot.rom.bootblock payload.elf I'm not particular about the name. I chose cbfs because it is short. cbfs-tools/ or something else would have been fine too. Signed-off-by: Myles Watson <mylesgw(a)gmail.com> Thanks, Myles

2 2

[v2] r4371 - trunk/coreboot-v2/util/newconfig
by svn＠coreboot.org 25 Jun '09

25 Jun '09

Author: myles Date: 2009-06-25 23:44:38 +0200 (Thu, 25 Jun 2009) New Revision: 4371 Modified: trunk/coreboot-v2/util/newconfig/config.g Log: Remove the object files for cbfs from target directories and add a cbfstool-clean target to the Makefile. Signed-off-by: Myles Watson <mylesgw(a)gmail.com> Acked-by: Ronald G. Minnich <rminnich(a)gmail.com> Modified: trunk/coreboot-v2/util/newconfig/config.g =================================================================== --- trunk/coreboot-v2/util/newconfig/config.g 2009-06-25 15:54:57 UTC (rev 4370) +++ trunk/coreboot-v2/util/newconfig/config.g 2009-06-25 21:44:38 UTC (rev 4371) @@ -2257,7 +2257,8 @@ file.write("\n") # cbfstool rules - file.write("\ncbfstool:\n\tmkdir -p tools/lzma\n\t$(MAKE) -C $(TOP)/util/cbfstool obj=$(shell pwd)\n\n") + file.write("\ncbfstool:\n\tmkdir -p cbfs/tools/lzma\n\t$(MAKE) -C $(TOP)/util/cbfstool obj=$(shell pwd)/cbfs\n") + file.write("\ncbfstool-clean:\n\t$(MAKE) -C $(TOP)/util/cbfstool obj=$(shell pwd)/cbfs clean\n\n") file.write("include Makefile.settings\n\n") for i, o in romimages.items(): @@ -2295,18 +2296,18 @@ for j in i.roms: file.write(" %s/coreboot.rom " % j) file.write("> %s.bootblock\n\n" %i.name) - file.write("\t./cbfstool %s create %s %s %s.bootblock\n" + file.write("\t./cbfs/cbfstool %s create %s %s %s.bootblock\n" %(i.name, romsize, bootblocksize, i.name)) for j in pciroms: - file.write("\t./cbfstool %s add %s pci%04x,%04x.rom optionrom\n" % (i.name, j.name, j.pci_vid, j.pci_did)) + file.write("\t./cbfs/cbfstool %s add %s pci%04x,%04x.rom optionrom\n" % (i.name, j.name, j.pci_vid, j.pci_did)) for j in i.roms: #failover is a hack that will go away soon. if (j != "failover") and (rommapping[j] != "/dev/null"): - file.write("\t./cbfstool %s add-payload %s %s/payload $(CBFS_COMPRESS_FLAG)\n" % (i.name, rommapping[j], j,)) + file.write("\t./cbfs/cbfstool %s add-payload %s %s/payload $(CBFS_COMPRESS_FLAG)\n" % (i.name, rommapping[j], j,)) if (j != "failover"): - file.write("\t./cbfstool %s add-stage %s/coreboot_ram %s/coreboot_ram $(CBFS_COMPRESS_FLAG)\n" % (i.name, j, j,)) - file.write("\tif [ -f %s/coreboot_apc ]; then ./cbfstool %s add-stage %s/coreboot_apc %s/coreboot_apc $(CBFS_COMPRESS_FLAG); fi\n" % (j, i.name, j, j,)) - file.write("\t./cbfstool %s print\n" % i.name) + file.write("\t./cbfs/cbfstool %s add-stage %s/coreboot_ram %s/coreboot_ram $(CBFS_COMPRESS_FLAG)\n" % (i.name, j, j,)) + file.write("\tif [ -f %s/coreboot_apc ]; then ./cbfs/cbfstool %s add-stage %s/coreboot_apc %s/coreboot_apc $(CBFS_COMPRESS_FLAG); fi\n" % (j, i.name, j, j,)) + file.write("\t./cbfs/cbfstool %s print\n" % i.name) file.write("\n") file.write("else\n\n")

1 0

Re: [coreboot] report motherboard DFI ecs K7S5A
by Carl-Daniel Hailfinger 25 Jun '09

25 Jun '09

On 25.06.2009 15:13, wangji wrote: > I am sorry to send directly to you ,being afraid of polluting long > attached_file on the coreboot_mailinglist > No problem, we often get such reports on the list. > With flashrom svn631 I get trouble on another board -rather old > 3-4years probably- : unable to read onboard rom > Can you please send "lspci -nnv" and find out which flash chip is on board? Regards, Carl-Daniel -- http://www.hailfinger.org/

1 0

Re: [coreboot] User:Hailfinger/Drafts/Women
by Florentin Demetrescu 25 Jun '09

25 Jun '09

Maybe not, but a cool attitude do.. (IMHO) Florentin Quoting Myles Watson <mylesgw(a)gmail.com>: > On Thu, Jun 25, 2009 at 12:15 PM, Florentin Demetrescu > <echelon(a)free.fr>wrote: > > > Come on.. > > This seems to me pretty innocent.. ;-) > > Can we just take this as a "tongue in cheek" advertising? > > It is well known that the open source universe is perceived as "socially > > retarded" and geeky.. > > Other people seem to have less misgivings. Just google a bit for "freebsd > > daemonette".. ;o) > > > Booth babes attract women coders? > > Myles >

1 0

build service results for r4370
by coreboot information 25 Jun '09

25 Jun '09

Dear coreboot readers! This is the automatic build system of coreboot. The developer "myles" checked in revision 4370 to the coreboot repository. This caused the following changes: Change Log: The problem is that the check to see if we're at the end is never reached. I didn't look into it enough to know why fssize is 32 bytes larger than the offset. There may be another bug here. Maybe something with the CBFS header not being included or excluded from the calculation? Anyway, this patch fixes it for all cases size > 32. I also changed the error message so that it doesn't look like the ROM is full just because it can't find room for a file. Signed-off-by: Myles Watson <mylesgw(a)gmail.com> Acked-by: Ronald G. Minnich <rminnich(a)gmail.com> Build Log: Compilation of motorola:sandpointx3_altimus_mpc7410 is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4370&device=sandpointx3_al… Compilation of via:epia-m700 is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4370&device=epia-m700&vend… If something broke during this checkin please be a pain in myles's neck until the issue is fixed. If this issue is not fixed within 24h the revision should be backed out. Best regards, coreboot automatic build system

1 0

Integrate the kernel into 49LF004...
by Rick Ant 25 Jun '09

25 Jun '09

Hello, Is it possible for me to integrate the Linux Kernel Into the Flash ROM 49LF004 and starting the X-server ? Thanks

4 4

CBFS Corrupt ROM error fix
by Myles Watson 25 Jun '09

25 Jun '09

rom 0x6063c0 offset 0 ROM_PTR 0x7ffa30621000 fssize 458752 rom 0x6063c0 offset 458720 ROM_PTR 0x7ffa30690fe0 fssize 458752 Corrupt rom -- found no header at 458720 The problem is that the check to see if we're at the end is never reached. I didn't look into it enough to know why fssize is 32 bytes larger than the offset. There may be another bug here. Maybe something with the CBFS header not being included or excluded from the calculation? Anyway, this patch fixes it for all cases size > 32. I'll review better fixes :) I also changed the error message so that it doesn't look like the ROM is full just because it can't find room for a file. Signed-off-by: Myles Watson <mylesgw(a)gmail.com> Thanks, Myles

2 2

← Newer
1
...
9
10
11
12
13
14
15
...
50
Older →

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot June 2009