#95: Run coreboot in VirtualBox
by coreboot
#95: Run coreboot in VirtualBox
---------------------------------+------------------------------------------
Reporter: uwe | Owner: somebody
Type: defect | Status: new
Priority: minor | Milestone:
Component: misc | Version:
Keywords: | Dependencies:
Patchstatus: there is no patch |
---------------------------------+------------------------------------------
It would be nice if we could test coreboot images in VirtualBox, see
http://virtualbox.org/.
VirtualBox does not (yet) provide a simple mechanism to use a different
BIOS in their emulated machines (something like "-L" in qemu). Instead the
BIOS image (a custom bochs BIOS + LGPL'g VGABIOS) is converted to C code
(an array of bytes, or the like) and merged into the VirtualBox
executable.
The relevant files are
{{{
src/VBox/Devices/PC/DevPcBios.cpp
bldprogs/bin2c.c
}}}
if someone want to hack VirtualBox to easily support using coreboot images
instead of their usual BIOS.
--
Ticket URL: <http://tracker.coreboot.org/trac/coreboot/ticket/95>
coreboot <http://www.coreboot.org/>
4 years, 1 month
EHCI debug port finder
by Carl-Daniel Hailfinger
I wanted to know which physical port of my multiple USB controllers have
the debug capability. There was no way to find that easily, so I created
a tool which will do most of the work for the user.
Example output:
The following PCI devices support a USB debug port (says lspci):
0000:00:1d.7
The following PCI devices support a USB debug port (says the kernel):
0000:00:1d.7
PCI device 0000:00:1d.7, USB bus 3, USB physical port 1
Currently connected high-speed devices:
/: Bus 03.Port 1: Dev 1, Class=root_hub, Driver=ehci_hcd/6p, 480M
|__ Port 2: Dev 20, If 0, Class=stor., Driver=usb-storage, 480M
The output can be improved, but it's a good start.
Regards,
Carl-Daniel
--
http://www.hailfinger.org/
4 years, 7 months
MSI P35 Neo (MS-7360) motherboard
by Fred .
Files attached.
MSI P35 Neo (MS-7360)
Intel P35 chipset.
Fintek F71882FG/F71883FG super i/o.
ICH9 southbridge.
$ dmidecode
$ dmidecode --dump
$ hardinfo
$ lshw
$ lspci -n
$ lspci -tvnn
$ lspci -v
$ superiotool -dV
Hope it helps.
7 years, 1 month
flashrom patch: add support for Abit AB-BM6 board
by Tim ter Laak
Hello all,
This patch adds support for the Abit AB-BM6 mainboard to flashrom.
The biggest part is a generic function to lower a GPIO line on the PIIX4E
southbridge, copied and adapted from its ich_gpio_raise() counterpart
(mostly lower instead of raise, followed names from the PIIX4E datasheet).
The board specific function then uses this to lower GPO 26.
Signed-off-by: Tim ter Laak <timl(a)scintilla.utwente.nl>
---
The patch was made from the flashrom subdir, because svn diff from the
top-level coreboot dir (as per the directions in the Development
Guidelines on the wiki) didn't seem to work for me. Probably because
flashrom is fetched externally when checking out coreboot? Anyway, I hope
this is okay. If you really prefer a diff from the top-level dir just let
me know, and I'll regenerate it with gnu diff.
Kind regards,
Tim.
Index: board_enable.c
===================================================================
--- board_enable.c (revision 3559)
+++ board_enable.c (working copy)
@@ -349,6 +349,58 @@
}
/**
+ * Set the specified GPIO on the specified PIIX4 southbridge to low.
+ *
+ * @param name The name of this board.
+ * @param piix_vendor PCI vendor ID of the specified PIIX4 southbridge. (0x8086)
+ * @param piix_device PCI device ID of the specified PIIX4 southbridge, function Power Management (0x7113 for PIIX4E)
+ * @param pmbase_reg PMBASE register offset in the bridge. (0x40 for PIIX4E)
+ * @param pmbase_mask PMBASE bitmask (0xFFC0)
+ * @param gporeg Offset of GPOREG register in I/O space, relative to GPIOBASE. (0x34)
+ * @param gpio_bit The bit (GPIO) which shall be set to low.
+ * @return If the write-enable was successful return 0, otherwise return -1.
+ */
+static int piix4_gpio_lower(const char *name, uint16_t piix_vendor,
+ uint16_t piix_device, uint8_t pmbase_reg,
+ uint8_t gporeg, uint32_t pmbase_mask,
+ unsigned int gpio_bit)
+{
+ struct pci_dev *dev;
+ uint16_t pmbar;
+ uint32_t reg32;
+
+ dev = pci_dev_find(piix_vendor, piix_device); /* Intel PIIX4 ACPI function */
+ if (!dev) {
+ fprintf(stderr, "\nERROR: PIIX4 dev %4x:%4x not found.\n",
+ piix_vendor, piix_device);
+ return -1;
+ }
+
+ /* Use PMBASE register to find the I/O space for GPIO. */
+ pmbar = pci_read_word(dev, pmbase_reg) & pmbase_mask;
+
+ /* Set specified GPIO to high. */
+ reg32 = INL(pmbar + gporeg);
+ OUTB(0x00, 0xEB); /* dummy write to unused port as delay */
+
+ reg32 &= ~(1 << gpio_bit);
+ OUTL(reg32, pmbar + gporeg);
+ OUTB(0x00, 0xEB); /* another delay */
+
+ return 0;
+}
+
+/**
+ * Suited for Abit AB-BM6.
+ */
+static int piix4_gpio26_lower(const char *name)
+{
+ return piix4_gpio_lower(name, 0x8086, 0x7113, 0x40, 0x34, 0xffc0, 26);
+}
+
+
+
+/**
* Suited for Acorp 6A815EPD.
*/
static int board_acorp_6a815epd(const char *name)
@@ -672,6 +724,8 @@
NULL, NULL, "GIGABYTE GA-7VT600", board_biostar_p4m80_m4},
{0x1106, 0x3149, 0x1462, 0x7094, 0x10ec, 0x8167, 0x1462, 0x094c,
NULL, NULL, "MSI K8T Neo2", w83627thf_gpio4_4_raise_2e},
+ {0x8086, 0x7190, 0x0000, 0x0000, 0x8086, 0x7110, 0x0000, 0x0000,
+ "abit", "ab-bm6", "Abit AB-BM6", piix4_gpio26_lower},
{0, 0, 0, 0, 0, 0, 0, 0, NULL, NULL} /* Keep this */
};
8 years, 4 months
filo and usb boot
by Masoud Fatollahy
Hi,
Why is it problem to boot from an usb port when we are using linuxbios and
filo. as I can see all usb code are there, what is missing?
Thanks,
/Masoud
8 years, 5 months
Re: [coreboot] SeaBIOS and hp dl145g3
by Kevin O'Connor
On Wed, Apr 29, 2009 at 04:53:13PM +0200, samuel wrote:
> Hi Kevin,
>
> I have tried Seabios on my hp dl145 g3 (the patches from mondrian) and
> it works really well now
> I was able to load the vga rom and i have output on the screen.
Great!
> One single problem... It doesn't seem to find the sata controller...
>
> bootlog with coreboot and seabios:
> http://merlin.ugent.be/~samuel/dl145g3/corebootwithseabios.log
There isn't much SeaBIOS info in that log - can you recompile with
CONFIG_DEBUG_LEVEL set to 6?
>
> lspci -vnn : http://merlin.ugent.be/~samuel/dl145g3/info/lspci-vnn.txt
>
> and the original patch from mondrian to add support for the dl145g3 to filo:
> http://merlin.ugent.be/~samuel/dl145g3/patch/filo_dl145_sata.patch
>
> It looks rather simple but I don't see what i have to change in
> seabios to support the device.
>
> The pci id (0x104 is already in pci_ids.h of seabios) so i would think
> it should just work. Myles thought it could be related to the fact
> that his sata interface of this mainboard does not support a legacy
> IDE interface mode.
>
> You have any ideas how i could quickly add support for the hp dl145 g3
> to SeaBIOS??
The equivalent patch in SeaBIOS would look like:
--- a/src/ata.c
+++ b/src/ata.c
@@ -841,7 +845,8 @@ ata_init()
int count=0;
int bdf, max;
foreachpci(bdf, max) {
- if (pci_config_readw(bdf, PCI_CLASS_DEVICE) != PCI_CLASS_STORAGE_IDE)
+ u16 class = pci_config_readw(bdf, PCI_CLASS_DEVICE);
+ if (class != PCI_CLASS_STORAGE_IDE && class != PCI_CLASS_STORAGE_RAID)
continue;
if (count >= ARRAY_SIZE(ATA.channels))
break;
-Kevin
8 years, 7 months
#129: Add support for high_tables_base for all chipsets that don't support it yet.
by coreboot
#129: Add support for high_tables_base for all chipsets that don't support it
yet.
---------------------------------+------------------------------------------
Reporter: oxygene | Owner: somebody
Type: defect | Status: new
Priority: critical | Milestone:
Component: coreboot | Version: v2
Keywords: | Dependencies:
Patchstatus: there is no patch |
---------------------------------+------------------------------------------
Without tables in high memory, seabios won't run on your chipset properly.
it overwrites your tables in the F segment, as seabios itself lives there.
Also, once there is support for high_tables_base everywhere, the code in
src/arch/i386/boot/tables.c can be cleaned up and simplified considerably.
--
Ticket URL: <http://tracker.coreboot.org/trac/coreboot/ticket/129>
coreboot <http://www.coreboot.org/>
8 years, 9 months
