coreboot

coreboot@coreboot.org
  • 49 participants
  • 45 discussions
Shubhendra - GSoC proposal Inquiry about "Port payloads to RISC-V"
by Shubhendra Singhal
2 weeks, 3 days
IME: Alternatives for large companies?
by Philipp Stanner
2 weeks, 3 days
FSP2.0 DQ byte map
by Michal Zygowski
3 weeks
GSoC 2019 - HW bringup
by Alex James
3 weeks, 3 days
Help with devicetree.cb
by nic.c3.14@gmail.com
3 weeks, 4 days
BUG: Seabios choose the wrong option rom when two are available
by akjuxr3@dismail.de
3 weeks, 6 days
BIOS chip address range?
by Rafael Send
3 weeks, 6 days
GSoC 2019
by Daniel Lim
3 weeks, 6 days
Coding style and automatic code formatting
by Nico Huber
4 weeks
What's on the clang-format agenda?
by Nico Huber
4 weeks
Results per page: