coreboot October 2008

coreboot@coreboot.org

84 participants
608 discussions

r246 - in buildrom-devel/packages: filo libpayload libpayload/conf
by svn＠coreboot.org 10 Oct '08

10 Oct '08

Author: jcrouse Date: 2008-10-10 21:54:41 +0200 (Fri, 10 Oct 2008) New Revision: 246 Modified: buildrom-devel/packages/filo/filo.mk buildrom-devel/packages/libpayload/conf/defconfig buildrom-devel/packages/libpayload/conf/defconfig.geode buildrom-devel/packages/libpayload/libpayload.mk Log: Bump the revisions of libpayload and FILO to pickup FILO fixes. Signed-off-by: Jordan Crouse <jordan.crouse(a)amd.com> Acked-by: Jordan Crouse <jordan.crouse(a)amd.com> Modified: buildrom-devel/packages/filo/filo.mk =================================================================== --- buildrom-devel/packages/filo/filo.mk 2008-10-07 16:29:25 UTC (rev 245) +++ buildrom-devel/packages/filo/filo.mk 2008-10-10 19:54:41 UTC (rev 246) @@ -1,5 +1,5 @@ FILO_URL=svn://coreboot.org/filo/trunk/filo -FILO_TAG=63 +FILO_TAG=81 FILO_DIR=$(BUILD_DIR)/filo FILO_SRC_DIR=$(FILO_DIR)/svn Modified: buildrom-devel/packages/libpayload/conf/defconfig =================================================================== --- buildrom-devel/packages/libpayload/conf/defconfig 2008-10-07 16:29:25 UTC (rev 245) +++ buildrom-devel/packages/libpayload/conf/defconfig 2008-10-10 19:54:41 UTC (rev 246) @@ -1,7 +1,7 @@ # # Automatically generated make config: don't edit # libpayload version: 0.1.0 -# Mon Sep 29 11:29:51 2008 +# Fri Oct 10 13:50:14 2008 # CONFIG_TARGET_I386=y @@ -20,7 +20,7 @@ # CONFIG_SERIAL_ACS_FALLBACK is not set CONFIG_VIDEO_CONSOLE=y CONFIG_VGA_VIDEO_CONSOLE=y -# CONFIG_GEODE_VIDEO_CONSOLE is not set +# CONFIG_GEODELX_VIDEO_CONSOLE is not set CONFIG_PC_KEYBOARD=y CONFIG_PC_KEYBOARD_LAYOUT_US=y # CONFIG_PC_KEYBOARD_LAYOUT_DE is not set Modified: buildrom-devel/packages/libpayload/conf/defconfig.geode =================================================================== --- buildrom-devel/packages/libpayload/conf/defconfig.geode 2008-10-07 16:29:25 UTC (rev 245) +++ buildrom-devel/packages/libpayload/conf/defconfig.geode 2008-10-10 19:54:41 UTC (rev 246) @@ -1,7 +1,7 @@ # # Automatically generated make config: don't edit # libpayload version: 0.1.0 -# Mon Sep 29 15:13:33 2008 +# Fri Oct 10 13:52:37 2008 # CONFIG_TARGET_I386=y @@ -20,7 +20,7 @@ # CONFIG_SERIAL_ACS_FALLBACK is not set CONFIG_VIDEO_CONSOLE=y # CONFIG_VGA_VIDEO_CONSOLE is not set -CONFIG_GEODE_VIDEO_CONSOLE=y +CONFIG_GEODELX_VIDEO_CONSOLE=y CONFIG_PC_KEYBOARD=y CONFIG_PC_KEYBOARD_LAYOUT_US=y # CONFIG_PC_KEYBOARD_LAYOUT_DE is not set Modified: buildrom-devel/packages/libpayload/libpayload.mk =================================================================== --- buildrom-devel/packages/libpayload/libpayload.mk 2008-10-07 16:29:25 UTC (rev 245) +++ buildrom-devel/packages/libpayload/libpayload.mk 2008-10-10 19:54:41 UTC (rev 246) @@ -1,5 +1,5 @@ LIBPAYLOAD_URL=svn://coreboot.org/repos/trunk/payloads/libpayload -LIBPAYLOAD_TAG=3613 +LIBPAYLOAD_TAG=3646 LIBPAYLOAD_DIR=$(BUILD_DIR)/libpayload LIBPAYLOAD_SRC_DIR=$(LIBPAYLOAD_DIR)/svn

1 0

r3645 build service
by coreboot information 10 Oct '08

10 Oct '08

1 0

r3646 - trunk/coreboot-v2/src/mainboard/tyan/s2881
by svn＠coreboot.org 10 Oct '08

10 Oct '08

Author: ward Date: 2008-10-10 20:06:56 +0200 (Fri, 10 Oct 2008) New Revision: 3646 Modified: trunk/coreboot-v2/src/mainboard/tyan/s2881/Options.lb Log: Enable vga bios by default on Tyan s2881. The board has an onboard ati rage XL. This is a trivial patch. Signed-off-by: Ward Vandewege <ward(a)gnu.org> Acked-by: Ward Vandewege <ward(a)gnu.org> Modified: trunk/coreboot-v2/src/mainboard/tyan/s2881/Options.lb =================================================================== --- trunk/coreboot-v2/src/mainboard/tyan/s2881/Options.lb 2008-10-09 23:56:11 UTC (rev 3645) +++ trunk/coreboot-v2/src/mainboard/tyan/s2881/Options.lb 2008-10-10 18:06:56 UTC (rev 3646) @@ -144,8 +144,8 @@ default HW_MEM_HOLE_SIZEK=0x100000 #VGA Console -#default CONFIG_CONSOLE_VGA=1 -#default CONFIG_PCI_ROM_RUN=1 +default CONFIG_CONSOLE_VGA=1 +default CONFIG_PCI_ROM_RUN=1 ##

1 0

Re: [coreboot] [PATCH] current state of C7 CAR for v3
by ron minnich 10 Oct '08

10 Oct '08

On Fri, Oct 10, 2008 at 12:25 AM, Corey Osgood <corey.osgood(a)gmail.com> wrote: > Sorry for the mailbox flooding, I'm slowly learning to step back and look at > things before jumping to conclusions. Geode and i586 also have ROM_CODE_SEG > defined, this didn't, that's why the jump was going to nowhere. Do those > defines belong in this file, somewhere else, or in Kconfig? Are the i586 > values the same as they should be for c7? ROM_CODE_SEG is probably the same for all x86 but we did not want to assume anything. > > I'm now getting hung up because XIP_ROM_[SIZE,BASE] isn't defined. Do we > still need XIP and those defines? Are the value limitations the same as they > were in v2? > XIP, hmm. Those are now called CONFIG_XIP_*. Although what meaning they have in v3 is questionable to me. I have never used it. Note the error in this snippet from arch/x86/i586/stage0.S #if defined(CONFIG_XIP_ROM_SIZE) && defined(CONFIG_XIP_ROM_BASE) /* enable write base caching so we can do execute in place * on the flash rom. */ movl $0x202, %ecx xorl %edx, %edx movl $(XIP_ROM_BASE | MTRR_TYPE_WRBACK), %eax ^^^^^^^^^^^^^^^^^ WRONG NAME! wrmsr movl $0x203, %ecx movl $0x0000000f, %edx movl $(~(XIP_ROM_SIZE - 1) | 0x800), %eax wrmsr #endif /* XIP_ROM_SIZE && XIP_ROM_BASE */ I would LOVE to have the CN7 on V3 for this show: http://sc08.supercomputing.org/ we always show off coreboot there. Most important is k8, but via would be nice too. ron

2 3

r3645 build service
by coreboot information 10 Oct '08

10 Oct '08

1 0

Re: [coreboot] alix.2c3 stops at mainboard_pre_payload: done
by Roman Yeryomin 10 Oct '08

10 Oct '08

On Friday 10 October 2008 15:51:13 Ward Vandewege wrote: > On Fri, Oct 10, 2008 at 12:02:17PM +0300, Roman Yeryomin wrote: > > On Fri, Oct 10, 2008 at 10:04 AM, Roman Yeryomin <leroi.lists(a)gmail.com> wrote: > > >> I don't understand - serial works fine for me on the 2c3. Getting > > >> serial to work was in fact the 'hardest' part of doing the 2c3 port > > >> based on the .1c code, because of the absense of the winbond superio > > >> chip. It required all of changing a few lines of code :) > > > > > > that image you gave me.. serial works with it for you, right? (I didn't > > > check) also what kind of linux distribution you have? does it work with > > > busybox also? > > > > Well, serial doesn't work for me with your image also... :( > > Something is wrong then - unless you're not looking at the right speed? > 115200 baud. > > Note that that image I gave you will not send out much on serial, I reduced > the coreboot log level because the alix.2c3 does not have a cmos battery > and thus will always default to the hardcoded log level when powered on - > and that's set to SPEW right now in the buildrom version. But you should > see some output, and then a very quick jump to filo. > > Now - if your grub.list file on disk does not specify serial, you might not > see filo on serial either. Does it? I can boot my kernel with your image, that's fine (I can see bios, filo and kernel messages), but as soon as init starts there is no serial console anymore. Very strange. But at the same time no problem with native bios... Roman

3 2

[Fwd: Re: flashrom and the dbm690t]
by Marc Jones 10 Oct '08

10 Oct '08

ron minnich wrote: > I can easily read from the chip on the board. > > But, hot plugging is not working out. > > The basic part is a 49lf008a; putting in 49lf008 or 49lf080 just gets > reads back of ff. > > Ideas welcome. Do BIos saviours exist any more? > But you can read out the original ROM file? If you switch to FWH (49lf008a) you will need to set FakeAsrEn [PM_Reg:8Fh] UseBypassRom[1] and BypassRomSel[3:2]. You can check the range : LPC ROM Address Range 2 (Start Address)- RW - 16 bits - [PCI_Reg: 6Ch] LPC ROM Address Range 2 (End Address) - RW - 16 bits - [PCI_Reg: 6Eh] It should be 0xfffffff0 meaning 0xfff00000-0xffffffff Rom Protect 0 - RW - 32 bits - [PCI_Reg: 50h] Should be 0. That is all I can think of at the moment. Marc -- Marc Jones Senior Firmware Engineer (970) 226-9684 Office mailto:Marc.Jones@amd.com http://www.amd.com/embeddedprocessors

1 0

r3645 build service
by coreboot information 10 Oct '08

10 Oct '08

1 0

flashrom and the dbm690t
by ron minnich 10 Oct '08

10 Oct '08

I can easily read from the chip on the board. But, hot plugging is not working out. The basic part is a 49lf008a; putting in 49lf008 or 49lf080 just gets reads back of ff. Ideas welcome. Do BIos saviours exist any more? ron

2 1

r3645 build service
by coreboot information 09 Oct '08

09 Oct '08

1 0

← Newer
1
...
40
41
42
43
44
45
46
...
61
Older →

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot October 2008