the following patch was just integrated into master:
commit 86270fd109e0e475e0d2db74aa34aed92a72cd7b
Author: Siyuan Wang <wangsiyuanbuaa(a)gmail.com>
Date: Fri Sep 7 19:03:24 2012 +0800
agesa fam15 northbridge: change lapic_id to accommodate two CPUs
According to http://review.coreboot.org/gitweb?p=coreboot.git;a=blob;f=src/vendorcode/am… line 273,
adjust apic id to accommodate two CPUs.
The Tyan S8226 has two CPU sockets, and the current code just finds one CPU's …
[View More]cores.
we adjust apic_id in cpu_bus_scan so as to find all CPUs.
Change-Id: Ib3263fc6f5508f744b81e8e388fde9ccd9b51851
Signed-off-by: Siyuan Wang <SiYuan.Wang(a)amd.com>
Signed-off-by: Siyuan Wang <wangsiyuanbuaa(a)gmail.com>
Build-Tested: build bot (Jenkins) at Mon Sep 10 13:29:01 2012, giving +1
Reviewed-By: Marc Jones <marcj303(a)gmail.com> at Tue Sep 11 19:43:38 2012, giving +2
See http://review.coreboot.org/1498 for details.
-gerrit
[View Less]
the following patch was just integrated into master:
commit 6a21b73be66084db0cd3364678b9a4e9a3505d43
Author: Siyuan Wang <wangsiyuanbuaa(a)gmail.com>
Date: Fri Sep 7 18:35:17 2012 +0800
C32 legacy code: change CONFIG_CPU_AMD_SOCKET_C32 to CONFIG_CPU_AMD_SOCKET_C32_NON_AGESA
Currently the C32 has some legacy boards which use the old C32 code. We need to seperate them.
CONFIG_CPU_AMD_SOCKET_C32 was used in legacy code before.
But it is not a good idea, so we change …
[View More]the code as follows:
So we use CONFIG_CPU_AMD_SOCKET_C32 to identify mainboard which uses agesa code,
and use CONFIG_CPU_AMD_SOCKET_C32_NON_AGESA to identify mainboard which uses legacy code.
Change-Id: If6114bf8912e78b7732f25a1adfb2e4d8eb10ee4
Signed-off-by: Siyuan Wang <SiYuan.Wang(a)amd.com>
Signed-off-by: Siyuan Wang <wangsiyuanbuaa(a)gmail.com>
Build-Tested: build bot (Jenkins) at Mon Sep 10 13:56:03 2012, giving +1
Reviewed-By: Marc Jones <marcj303(a)gmail.com> at Tue Sep 11 19:43:57 2012, giving +2
See http://review.coreboot.org/1497 for details.
-gerrit
[View Less]
#131: New flashrom motherboard support
---------------------------------+------------------------------------------
Reporter: anonymous | Owner: somebody
Type: enhancement | Status: new
Priority: trivial | Milestone: Going mainstream
Component: flashrom | Version: v2
Keywords: flashrom asus | Dependencies:
Patchstatus: there is no patch |
--…
[View More]-------------------------------+------------------------------------------
Did not know where I should put this but the bugtracker seemed like the
right place.
I tried flashrom and it could not detect my chip on my ASUS P5ND2-SLI
Deluxe motherboard. The board has a SST49LF004B flash chip and after
enforcing the right chip flashrom seems to work fine.
{{{
# ./flashrom -V -f -r -c SST49LF004A/B test
Calibrating delay loop... 796M loops per second, 100 myus = 201 us. OK.
No coreboot table found.
WARNING: No chipset found. Flash detection will most likely fail.
Probing for SST SST49LF004A/B, 512 KB: probe_jedec: id1 0x21, id2 0x5e,
id1 parity violation
No EEPROM/flash device found.
Force read (-f -r -c) requested, forcing chip probe success:
Probing for SST SST49LF004A/B, 512 KB: Found chip "SST SST49LF004A/B" (512
KB) at physical address 0xfff80000.
Force reading flash... done.
}}}
This should probably apply to the P5ND-SLI board, too.
What do you need from me for adding autodetection of this board/chip?
--
Ticket URL: <http://tracker.coreboot.org/trac/coreboot/ticket/131>
coreboot <http://www.coreboot.org/>
[View Less]
I have a MSI MS-6163 based rig that is currently not doing much except
collecting dust and I am looking at putting coreboot on it as I want to
get involved with this project in some way.
The mobo is not supported as such, however the models either side of it
are and the northbridge, southbridge and super I/O are all supported.
Northbridge:
Intel 82443BX
Southbridge:
Intel 82371EB
Super I/O:
Winbond W83977EF
I have a few questions regarding the compilation and flashing of the
coreboot image.…
[View More]
Can I compile it on a newer faster computer?(i5 rather than PIII)
How do I set the Northbridge, Southbridge and Super I/O for compilation?
The BIOS chip is in a socket so if I brick the machine all I need to do
is remove the chip and program it again from a separate computer?
That's all for now...
Cheers,
Rex
[View Less]
the following patch was just integrated into master:
commit 7fa90703dd54e85e0104a7e1112bbb9945c062ed
Author: Zheng Bao <fishbaozi(a)gmail.com>
Date: Mon Sep 17 15:39:44 2012 +0800
AMD Hudson: use awk to calulate instead of expr
Command expr in some systems only take 32bit as integer, which
value is at 0x7FFFFFFF ~ -0x80000000. Use awk as alternate way to
calculate.
And some system doesnt take hex value in Makefile, even in awk instruction.
Change-Id: …
[View More]Ie35d6a5b96eea4192bd9cab857af4d4dcb37b9ed
Signed-off-by: Zheng Bao <zheng.bao(a)amd.com>
Signed-off-by: Zheng Bao <fishbaozi(a)gmail.com>
Reviewed-By: Patrick Georgi <patrick(a)georgi-clan.de> at Mon Sep 17 07:59:47 2012, giving +2
See http://review.coreboot.org/1527 for details.
-gerrit
[View Less]
the following patch was just integrated into master:
commit 11385538ce6acd88a94cb57280d0a59adae5df00
Author: Zheng Bao <fishbaozi(a)gmail.com>
Date: Mon Sep 17 16:38:22 2012 +0800
lint: Dont highlight the matching text in grep
Sometimes we like to make grep auto-highlight the match text by
setting the GREP_OPTIONS. This will make the compare_output
in lint-002 catch the difference between 2 strings which text are
same but color are different. Override the …
[View More]GREP_OPTIONS.
Change-Id: Ia257214fe5149e084e8eac3fb551a494eaa46ae6
Signed-off-by: Zheng Bao <zheng.bao(a)amd.com>
Signed-off-by: Zheng Bao <fishbaozi(a)gmail.com>
Reviewed-By: Patrick Georgi <patrick(a)georgi-clan.de> at Mon Sep 17 10:37:15 2012, giving +2
See http://review.coreboot.org/1526 for details.
-gerrit
[View Less]
the following patch was just integrated into master:
commit b26658aa0e3116ff29ef6d801ea2da9065e953c3
Author: Christian Gmeiner <christian.gmeiner(a)gmail.com>
Date: Fri Sep 14 16:29:10 2012 +0200
Set SMBIOS mainboard version based on i2c eeprom
In the field there are different hardware revisions and some
of them have problems with UDMA as a resistor is missing. We can
detect this situation in coreboot and e.g. the linux kernel
can take this knowledge and …
[View More]disable UDMA.
Change-Id: Ib75cad7acedbc1dc65378bb9bfc3f353cbe21427
Signed-off-by: Christian Gmeiner <christian.gmeiner(a)gmail.com>
Reviewed-By: Patrick Georgi <patrick(a)georgi-clan.de> at Mon Sep 17 09:03:53 2012, giving +2
Build-Tested: build bot (Jenkins) at Fri Sep 14 16:47:43 2012, giving +1
See http://review.coreboot.org/1512 for details.
-gerrit
[View Less]
the following patch was just integrated into master:
commit 71110d764cdfc035c894561ea1f25d887923951a
Author: Christian Gmeiner <christian.gmeiner(a)gmail.com>
Date: Fri Sep 14 16:28:44 2012 +0200
Add i2c eeprom to device tree
This eeprom is used to store some device relevant informations
like hardware revision.
Change-Id: I32bda9d5412bc5a96da0edb5ef0b6d1ba4caa2d8
Signed-off-by: Christian Gmeiner <christian.gmeiner(a)gmail.com>
Reviewed-By: Patrick …
[View More]Georgi <patrick(a)georgi-clan.de> at Mon Sep 17 09:02:19 2012, giving +2
Build-Tested: build bot (Jenkins) at Fri Sep 14 16:35:53 2012, giving +1
See http://review.coreboot.org/1511 for details.
-gerrit
[View Less]
Zheng Bao (zheng.bao(a)amd.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/1526
-gerrit
commit 11385538ce6acd88a94cb57280d0a59adae5df00
Author: Zheng Bao <fishbaozi(a)gmail.com>
Date: Mon Sep 17 16:38:22 2012 +0800
lint: Dont highlight the matching text in grep
Sometimes we like to make grep auto-highlight the match text by
setting the GREP_OPTIONS. This will make the compare_output
in lint-002 catch the difference …
[View More]between 2 strings which text are
same but color are different. Override the GREP_OPTIONS.
Change-Id: Ia257214fe5149e084e8eac3fb551a494eaa46ae6
Signed-off-by: Zheng Bao <zheng.bao(a)amd.com>
Signed-off-by: Zheng Bao <fishbaozi(a)gmail.com>
---
util/lint/lint-stable-002-build-dir-handling | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/util/lint/lint-stable-002-build-dir-handling b/util/lint/lint-stable-002-build-dir-handling
index d5295d2..6ab1bb9 100755
--- a/util/lint/lint-stable-002-build-dir-handling
+++ b/util/lint/lint-stable-002-build-dir-handling
@@ -37,7 +37,7 @@ $MAKE CONFIG_USE_BLOBS=n CONFIG_CCACHE=n CONFIG_SCANBUILD_ENABLE=n NOMKDIR=1 \
DOTCONFIG=$TMPCONFIG obj=$1 printall | \
sed -e "s,^ *,," -e "s,^r.mstage-objs:=,," \
-e "s,mainboard/[^/]*/[^/]*/,.../,g" | \
- tr " " "\n" | grep "/static.*\.[co]" | sort | \
+ tr " " "\n" | GREP_OPTIONS= grep "/static.*\.[co]" | sort | \
tr '\012\015' ' ' | sed -e "s, *, ,g" -e "s, *$,,"
}
[View Less]