Patrick Georgi (patrick(a)georgi-clan.de) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/959
-gerrit
commit 63385c66126389fec8b6abc5923ec477442b360b
Author: Patrick Georgi <patrick(a)georgi-clan.de>
Date: Mon Apr 30 22:56:30 2012 +0200
Make geode_lx use the vsa from blobs repository
... or fail if repository is not enabled.
Change-Id: I0a1e6d6fed852ec7edf96ace8346ae6b23838a56
Signed-off-by: Patrick Georgi <patrick(a)georgi-clan.de>
---
src/cpu/amd/geode_lx/Kconfig | 4 +++-
1 files changed, 3 insertions(+), 1 deletions(-)
diff --git a/src/cpu/amd/geode_lx/Kconfig b/src/cpu/amd/geode_lx/Kconfig
index e5462c6..777dc94 100644
--- a/src/cpu/amd/geode_lx/Kconfig
+++ b/src/cpu/amd/geode_lx/Kconfig
@@ -19,9 +19,11 @@ config GEODE_VSA
bool
default y
select PCI_OPTION_ROM_RUN_REALMODE
+ select REQUIRES_BLOB
config GEODE_VSA_FILE
bool "Add a VSA image"
+ default y
help
Select this option if you have an AMD Geode LX vsa that you would
like to add to your ROM.
@@ -32,7 +34,7 @@ config GEODE_VSA_FILE
config VSA_FILENAME
string "AMD Geode LX VSA path and filename"
depends on GEODE_VSA_FILE
- default "gpl_vsa_lx_102.bin"
+ default "3rdparty/cpu/amd/geode_lx/gpl_vsa_lx_102.bin"
help
The path and filename of the file to use as VSA.
the following patch was just integrated into master:
commit 6cdd0725a167cda3f8058abdbade479a03b459c3
Author: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Date: Fri Apr 27 23:20:58 2012 +0200
Add support for Sandybridge base Samsung ChromeBox
Change-Id: Ic93ad2749834c8f7a2ca1651d343561f2a496312
Signed-off-by: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Build-Tested: build bot (Jenkins) at Sat Apr 28 02:23:07 2012, giving +1
See http://review.coreboot.org/953 for details.
-gerrit
the following patch was just integrated into master:
commit b5b33b3c165f7c4130acd2373a931e0471db5b2a
Author: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Date: Fri Apr 27 23:19:58 2012 +0200
Add support for Sandybridge based Samsung ChromeBook
Change-Id: I8bf439bc903c1ec105016866753c7cb9ccfe5974
Signed-off-by: Stefan Reinauer <reinauer(a)google.com>
Build-Tested: build bot (Jenkins) at Sat Apr 28 02:05:48 2012, giving +1
See http://review.coreboot.org/952 for details.
-gerrit
the following patch was just integrated into master:
commit 79dbd7c183d0c822632c8d48be5ee52a588214b2
Author: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Date: Fri Apr 27 23:16:30 2012 +0200
Add support for Intel Emerald Lake 2 CRB
This adds support for Intel's Emerald Lake 2 board.
Change-Id: Ifaeeac9d52fe655324ee29df5f7187b89b35f73a
Signed-off-by: Stefan Reinauer <reinauer(a)google.com>
Build-Tested: build bot (Jenkins) at Sat Apr 28 01:48:52 2012, giving +1
See http://review.coreboot.org/951 for details.
-gerrit
the following patch was just integrated into master:
commit 6a012104bf8e7a8c46ee7c6cff8d0f2df6e50d6e
Author: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Date: Fri Apr 27 23:13:39 2012 +0200
Fix up Sandybridge C state generation code
This code fixes the sandybridge C state generation code to work with
the current version of the ACPI code generator.
Change-Id: I56ae1185dc0694c06976236523fdcbe5c1795b01
Signed-off-by: Stefan Reinauer <reinauer(a)google.com>
Build-Tested: build bot (Jenkins) at Sat Apr 28 01:31:44 2012, giving +1
See http://review.coreboot.org/950 for details.
-gerrit
the following patch was just integrated into master:
commit f4bae7b934e4ba8fc018c368c88e6af0f7a5780b
Author: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Date: Fri Apr 27 23:12:08 2012 +0200
acpigen: make acpigen_write_CST_package_entry non-static
It's used by Sandybridge specific C state generation code.
Change-Id: Ia6f1e14e748841a9646fd93d0a18f9e8f2a55e29
Signed-off-by: Stefan Reinauer <reinauer(a)google.com>
Build-Tested: build bot (Jenkins) at Sat Apr 28 01:15:26 2012, giving +1
See http://review.coreboot.org/949 for details.
-gerrit
the following patch was just integrated into master:
commit 14b402f91453491918235eaff0dd3287cbd4ae4e
Author: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Date: Fri Apr 27 22:54:10 2012 +0200
Sandybridge: Temporarily disable MRC cache finding code
This code is still using libfdt which was denied for inclusion
in coreboot, so it won't compile as is.
Without MRC cache, waking from suspend won't work, and cold boots are
significantly slower (adds around 300-400ms per channel IIRC).
A rework of this code is currently in the works, but will take a little bit
more time (and should not hold back the mainboards being merged)
Change-Id: Ifb9e7d7b86c1f52378803a748810da0d51b58384
Signed-off-by: Stefan Reinauer <reinauer(a)google.com>
Build-Tested: build bot (Jenkins) at Sat Apr 28 02:55:24 2012, giving +1
See http://review.coreboot.org/948 for details.
-gerrit