coreboot May 2011

coreboot@coreboot.org

62 participants
161 discussions

[PATCH] Hide CMOS_VSTART_ and CMOS_VLEN_ prefixes for read_option() use
by Patrick Georgi 09 May '11

09 May '11

Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable =0D Hi,=0D =0D as a first step to the CMOS infrastructure project (as detailed in the=0D wiki), this patch changes read_option() by wrapping it in a macro,=0D simplifying its use from=0D read_option(CMOS_VSTART_foo, CMOS_VLEN_foo, somedefault)=0D to=0D read_option(foo, somedefault)=0D =0D =0D Signed-off-by: Patrick Georgi <patrick(a)georgi-clan.de>=0D Content-Transfer-Encoding: base64 Content-Type: text/x-c++; charset=us-ascii; charset=UTF-8; name=0001-Hide-CMOS_VSTART_-and-CMOS_VLEN_-prefixes-for-read_o.patch Content-Disposition: attachment; filename=0001-Hide-CMOS_VSTART_-and-CMOS_VLEN_-prefixes-for-read_o.patch W1BBVENIXSBIaWRlIENNT1NfVlNUQVJUXyBhbmQgQ01PU19WTEVOXyBwcmVmaXhlcyBmb3IgcmVh ZF9vcHRpb24oKSB1c2UKClNpZ25lZC1vZmYtYnk6IFBhdHJpY2sgR2VvcmdpIDxwYXRyaWNrQGdl b3JnaS1jbGFuLmRlPgotLS0KIHNyYy9jcHUvYW1kL2R1YWxjb3JlL2R1YWxjb3JlLmMgICAgICAg ICAgIHwgICAgMiArLQogc3JjL2NwdS9hbWQvbW9kZWxfMTB4eHgvaW5pdF9jcHVzLmMgICAgICAg fCAgICAyICstCiBzcmMvY3B1L2FtZC9tb2RlbF9meHgvaW5pdF9jcHVzLmMgICAgICAgICB8ICAg IDIgKy0KIHNyYy9jcHUvYW1kL3F1YWRjb3JlL3F1YWRjb3JlLmMgICAgICAgICAgIHwgICAgMiAr LQogc3JjL2luY2x1ZGUvcGM4MC9tYzE0NjgxOHJ0Yy5oICAgICAgICAgICAgfCAgICA1ICsrKy0t CiBzcmMvbGliL3VhcnQ4MjUwLmMgICAgICAgICAgICAgICAgICAgICAgICB8ICAgIDIgKy0KIHNy Yy9tYWluYm9hcmQvZ2V0YWMvcDQ3MC9yb21zdGFnZS5jICAgICAgIHwgICAgMiArLQogc3JjL21h aW5ib2FyZC9rb250cm9uLzk4NmxjZC1tL3JvbXN0YWdlLmMgfCAgICA4ICsrKystLS0tCiBzcmMv bWFpbmJvYXJkL3JvZGEvcms4ODZleC9yb21zdGFnZS5jICAgICB8ICAgIDIgKy0KIHNyYy9ub3J0 aGJyaWRnZS9hbWQvYW1kazgvY29oZXJlbnRfaHQuYyAgIHwgICAgMiArLQogc3JjL25vcnRoYnJp ZGdlL2FtZC9hbWRrOC9yYW1pbml0LmMgICAgICAgfCAgICA2ICsrKy0tLQogc3JjL25vcnRoYnJp ZGdlL2FtZC9hbWRrOC9yYW1pbml0X2YuYyAgICAgfCAgICA2ICsrKy0tLQogc3JjL25vcnRoYnJp ZGdlL2ludGVsL2U3NTIwL3JhbWluaXQuYyAgICAgfCAgICAyICstCiBzcmMvbm9ydGhicmlkZ2Uv aW50ZWwvZTc1MjUvcmFtaW5pdC5jICAgICB8ICAgIDIgKy0KIHNyYy9wYzgwL21jMTQ2ODE4cnRj X2Vhcmx5LmMgICAgICAgICAgICAgIHwgICAgMiArLQogMTUgZmlsZXMgY2hhbmdlZCwgMjQgaW5z ZXJ0aW9ucygrKSwgMjMgZGVsZXRpb25zKC0pCgpkaWZmIC0tZ2l0IGEvc3JjL2NwdS9hbWQvZHVh bGNvcmUvZHVhbGNvcmUuYyBiL3NyYy9jcHUvYW1kL2R1YWxjb3JlL2R1YWxjb3JlLmMKaW5kZXgg NTIwNmIwNy4uOWMyNTgzZiAxMDA2NDQKLS0tIGEvc3JjL2NwdS9hbWQvZHVhbGNvcmUvZHVhbGNv cmUuYworKysgYi9zcmMvY3B1L2FtZC9kdWFsY29yZS9kdWFsY29yZS5jCkBAIC00OSw3ICs0OSw3 IEBAIHN0YXRpYyBpbmxpbmUgdm9pZCBzdGFydF9vdGhlcl9jb3Jlcyh2b2lkKQogCXVuc2lnbmVk IG5vZGVzOwogCXVuc2lnbmVkIG5vZGVpZDsKIAotCWlmIChyZWFkX29wdGlvbihDTU9TX1ZTVEFS VF9tdWx0aV9jb3JlLCBDTU9TX1ZMRU5fbXVsdGlfY29yZSwgMCkpICB7CisJaWYgKHJlYWRfb3B0 aW9uKG11bHRpX2NvcmUsIDApKSAgewogCQlyZXR1cm47IC8vIGRpc2FibGUgbXVsdGlfY29yZQog CX0KIApkaWZmIC0tZ2l0IGEvc3JjL2NwdS9hbWQvbW9kZWxfMTB4eHgvaW5pdF9jcHVzLmMgYi9z cmMvY3B1L2FtZC9tb2RlbF8xMHh4eC9pbml0X2NwdXMuYwppbmRleCBhMjU2ZjljLi5lMDUzOGFm IDEwMDY0NAotLS0gYS9zcmMvY3B1L2FtZC9tb2RlbF8xMHh4eC9pbml0X2NwdXMuYworKysgYi9z cmMvY3B1L2FtZC9tb2RlbF8xMHh4eC9pbml0X2NwdXMuYwpAQCAtNzIsNyArNzIsNyBAQCBzdGF0 aWMgdm9pZCBmb3JfZWFjaF9hcCh1MzIgYnNwX2FwaWNpZCwgdTMyIGNvcmVfcmFuZ2UsIHByb2Nl c3NfYXBfdCBwcm9jZXNzX2FwLAogCW5vZGVzID0gZ2V0X25vZGVzKCk7CiAKIAlpZiAoIUNPTkZJ R19MT0dJQ0FMX0NQVVMgfHwKLQkgICAgcmVhZF9vcHRpb24oQ01PU19WU1RBUlRfbXVsdGlfY29y ZSwgQ01PU19WTEVOX211bHRpX2NvcmUsIDApICE9IDApIHsJLy8gMCBtZWFucyBtdWx0aSBjb3Jl CisJICAgIHJlYWRfb3B0aW9uKG11bHRpX2NvcmUsIDApICE9IDApIHsJLy8gMCBtZWFucyBtdWx0 aSBjb3JlCiAJCWRpc2FibGVfc2libGluZ3MgPSAxOwogCX0gZWxzZSB7CiAJCWRpc2FibGVfc2li bGluZ3MgPSAwOwpkaWZmIC0tZ2l0IGEvc3JjL2NwdS9hbWQvbW9kZWxfZnh4L2luaXRfY3B1cy5j IGIvc3JjL2NwdS9hbWQvbW9kZWxfZnh4L2luaXRfY3B1cy5jCmluZGV4IDU3MGNiNGUuLjAwMzYy NzcgMTAwNjQ0Ci0tLSBhL3NyYy9jcHUvYW1kL21vZGVsX2Z4eC9pbml0X2NwdXMuYworKysgYi9z cmMvY3B1L2FtZC9tb2RlbF9meHgvaW5pdF9jcHVzLmMKQEAgLTI1LDcgKzI1LDcgQEAgc3RhdGlj IHZvaWQgZm9yX2VhY2hfYXAodTMyIGJzcF9hcGljaWQsIHUzMiBjb3JlX3JhbmdlLCBwcm9jZXNz X2FwX3QgcHJvY2Vzc19hcCwKIAlub2RlcyA9IGdldF9ub2RlcygpOwogCiAJaWYgKCFDT05GSUdf TE9HSUNBTF9DUFVTIHx8Ci0JICAgIHJlYWRfb3B0aW9uKENNT1NfVlNUQVJUX211bHRpX2NvcmUs IENNT1NfVkxFTl9tdWx0aV9jb3JlLCAwKSAhPSAwKSB7CS8vIDAgbWVhbnMgbXVsdGkgY29yZQor CSAgICByZWFkX29wdGlvbihtdWx0aV9jb3JlLCAwKSAhPSAwKSB7CS8vIDAgbWVhbnMgbXVsdGkg Y29yZQogCQlkaXNhYmxlX3NpYmxpbmdzID0gMTsKIAl9IGVsc2UgewogCQlkaXNhYmxlX3NpYmxp bmdzID0gMDsKZGlmZiAtLWdpdCBhL3NyYy9jcHUvYW1kL3F1YWRjb3JlL3F1YWRjb3JlLmMgYi9z cmMvY3B1L2FtZC9xdWFkY29yZS9xdWFkY29yZS5jCmluZGV4IGU3ZDljN2IuLjNiYzk3YTMgMTAw NjQ0Ci0tLSBhL3NyYy9jcHUvYW1kL3F1YWRjb3JlL3F1YWRjb3JlLmMKKysrIGIvc3JjL2NwdS9h bWQvcXVhZGNvcmUvcXVhZGNvcmUuYwpAQCAtODIsNyArODIsNyBAQCBzdGF0aWMgdm9pZCBzdGFy dF9vdGhlcl9jb3Jlcyh2b2lkKQogCXUzMiBub2RlaWQ7CiAKIAkvLyBkaXNhYmxlIG11bHRpX2Nv cmUKLQlpZiAocmVhZF9vcHRpb24oQ01PU19WU1RBUlRfbXVsdGlfY29yZSwgQ01PU19WTEVOX211 bHRpX2NvcmUsIDApICE9IDApICB7CisJaWYgKHJlYWRfb3B0aW9uKG11bHRpX2NvcmUsIDApICE9 IDApICB7CiAJCXByaW50ayhCSU9TX0RFQlVHLCAiU2tpcCBhZGRpdGlvbmFsIGNvcmUgaW5pdFxu Iik7CiAJCXJldHVybjsKIAl9CmRpZmYgLS1naXQgYS9zcmMvaW5jbHVkZS9wYzgwL21jMTQ2ODE4 cnRjLmggYi9zcmMvaW5jbHVkZS9wYzgwL21jMTQ2ODE4cnRjLmgKaW5kZXggMDMyZTM4NS4uN2Jl NTUyZCAxMDA2NDQKLS0tIGEvc3JjL2luY2x1ZGUvcGM4MC9tYzE0NjgxOHJ0Yy5oCisrKyBiL3Ny Yy9pbmNsdWRlL3BjODAvbWMxNDY4MThydGMuaApAQCAtMTEwLDE1ICsxMTAsMTYgQEAgc3RhdGlj IGlubGluZSB2b2lkIGNtb3Nfd3JpdGUodW5zaWduZWQgY2hhciB2YWwsIHVuc2lnbmVkIGNoYXIg YWRkcikKIHZvaWQgcnRjX2luaXQoaW50IGludmFsaWQpOwogI2lmIENPTkZJR19VU0VfT1BUSU9O X1RBQkxFCiBpbnQgZ2V0X29wdGlvbih2b2lkICpkZXN0LCBjb25zdCBjaGFyICpuYW1lKTsKLXVu c2lnbmVkIHJlYWRfb3B0aW9uKHVuc2lnbmVkIHN0YXJ0LCB1bnNpZ25lZCBzaXplLCB1bnNpZ25l ZCBkZWYpOwordW5zaWduZWQgcmVhZF9vcHRpb25fbG93bGV2ZWwodW5zaWduZWQgc3RhcnQsIHVu c2lnbmVkIHNpemUsIHVuc2lnbmVkIGRlZik7CiAjZWxzZQogc3RhdGljIGlubGluZSBpbnQgZ2V0 X29wdGlvbih2b2lkICpkZXN0IF9fYXR0cmlidXRlX18oKHVudXNlZCkpLAogCWNvbnN0IGNoYXIg Km5hbWUgX19hdHRyaWJ1dGVfXygodW51c2VkKSkpIHsgcmV0dXJuIC0yOyB9Ci1zdGF0aWMgaW5s aW5lIHVuc2lnbmVkIHJlYWRfb3B0aW9uKHVuc2lnbmVkIHN0YXJ0LCB1bnNpZ25lZCBzaXplLCB1 bnNpZ25lZCBkZWYpCitzdGF0aWMgaW5saW5lIHVuc2lnbmVkIHJlYWRfb3B0aW9uX2xvd2xldmVs KHVuc2lnbmVkIHN0YXJ0LCB1bnNpZ25lZCBzaXplLCB1bnNpZ25lZCBkZWYpCiAJeyByZXR1cm4g ZGVmOyB9CiAjZW5kaWYKICNlbHNlCiAjaW5jbHVkZSA8cGM4MC9tYzE0NjgxOHJ0Y19lYXJseS5j PgogI2VuZGlmCisjZGVmaW5lIHJlYWRfb3B0aW9uKG5hbWUsIGRlZmF1bHQpIHJlYWRfb3B0aW9u X2xvd2xldmVsKENNT1NfVlNUQVJUXyAjI25hbWUsIENNT1NfVkxFTl8gIyNuYW1lLCAoZGVmYXVs dCkpCiAKICNlbmRpZiAvKiAgUEM4MF9NQzE0NjgxOFJUQ19IICovCmRpZmYgLS1naXQgYS9zcmMv bGliL3VhcnQ4MjUwLmMgYi9zcmMvbGliL3VhcnQ4MjUwLmMKaW5kZXggNDlkYzU5MS4uNjRlODg1 NCAxMDA2NDQKLS0tIGEvc3JjL2xpYi91YXJ0ODI1MC5jCisrKyBiL3NyYy9saWIvdWFydDgyNTAu YwpAQCAtOTksNyArOTksNyBAQCB2b2lkIHVhcnRfaW5pdCh2b2lkKQogCXN0YXRpYyBjb25zdCB1 bnNpZ25lZCBjaGFyIGRpdmlzb3JbOF0gPSB7IDEsIDIsIDMsIDYsIDEyLCAyNCwgNDgsIDk2IH07 CiAJdW5zaWduZWQgYl9pbmRleCA9IDA7CiAjaWYgZGVmaW5lZChfX1BSRV9SQU1fXykKLQliX2lu ZGV4ID0gcmVhZF9vcHRpb24oQ01PU19WU1RBUlRfYmF1ZF9yYXRlLCBDTU9TX1ZMRU5fYmF1ZF9y YXRlLCAwKTsKKwliX2luZGV4ID0gcmVhZF9vcHRpb24oYmF1ZF9yYXRlLCAwKTsKIAliX2luZGV4 ICY9IDc7CiAJZGl2ID0gZGl2aXNvcltiX2luZGV4XTsKICNlbHNlCmRpZmYgLS1naXQgYS9zcmMv bWFpbmJvYXJkL2dldGFjL3A0NzAvcm9tc3RhZ2UuYyBiL3NyYy9tYWluYm9hcmQvZ2V0YWMvcDQ3 MC9yb21zdGFnZS5jCmluZGV4IDU4MmE3YmQuLjAyOTg0MDQgMTAwNjQ0Ci0tLSBhL3NyYy9tYWlu Ym9hcmQvZ2V0YWMvcDQ3MC9yb21zdGFnZS5jCisrKyBiL3NyYy9tYWluYm9hcmQvZ2V0YWMvcDQ3 MC9yb21zdGFnZS5jCkBAIC04Myw3ICs4Myw3IEBAIHZvaWQgc2V0dXBfaWNoN19ncGlvcyh2b2lk KQogc3RhdGljIHZvaWQgaWNoN19lbmFibGVfbHBjKHZvaWQpCiB7CiAJaW50IGxwdF9lbiA9IDA7 Ci0JaWYgKHJlYWRfb3B0aW9uKENNT1NfVlNUQVJUX2xwdCwgQ01PU19WTEVOX2xwdCwgMCkgIT0g MCkgeworCWlmIChyZWFkX29wdGlvbihscHQsIDApICE9IDApIHsKIAkgICAgICAgbHB0X2VuID0g MTw8MjsgLy8gZW5hYmxlIExQVAogCX0KIAkvLyBFbmFibGUgU2VyaWFsIElSUQpkaWZmIC0tZ2l0 IGEvc3JjL21haW5ib2FyZC9rb250cm9uLzk4NmxjZC1tL3JvbXN0YWdlLmMgYi9zcmMvbWFpbmJv YXJkL2tvbnRyb24vOTg2bGNkLW0vcm9tc3RhZ2UuYwppbmRleCAzNTdhZGVjLi4wZDY4MTZjIDEw MDY0NAotLS0gYS9zcmMvbWFpbmJvYXJkL2tvbnRyb24vOTg2bGNkLW0vcm9tc3RhZ2UuYworKysg Yi9zcmMvbWFpbmJvYXJkL2tvbnRyb24vOTg2bGNkLW0vcm9tc3RhZ2UuYwpAQCAtNTksNyArNTks NyBAQCB2b2lkIHNldHVwX2ljaDdfZ3Bpb3Modm9pZCkKIHN0YXRpYyB2b2lkIGljaDdfZW5hYmxl X2xwYyh2b2lkKQogewogCWludCBscHRfZW4gPSAwOwotCWlmIChyZWFkX29wdGlvbihDTU9TX1ZT VEFSVF9scHQsIENNT1NfVkxFTl9scHQsIDApICE9IDApIHsKKwlpZiAocmVhZF9vcHRpb24obHB0 LCAwKSAhPSAwKSB7CiAJCWxwdF9lbiA9IDE8PDI7IC8vIGVuYWJsZSBMUFQKIAl9CiAJLy8gRW5h YmxlIFNlcmlhbCBJUlEKQEAgLTIyOCwxOCArMjI4LDE4IEBAIHN0YXRpYyB2b2lkIHJjYmFfY29u ZmlnKHZvaWQpCiAJcmVnMzIgPSBGRF9BQ01PRHxGRF9BQ0FVRHxGRF9QQVRBOwogCXJlZzMyIHw9 IEZEX1BDSUU2fEZEX1BDSUU1fEZEX1BDSUU0OwogCi0JaWYgKHJlYWRfb3B0aW9uKENNT1NfVlNU QVJUX2V0aGVybmV0MSwgQ01PU19WTEVOX2V0aGVybmV0MSwgMCkgIT0gMCkgeworCWlmIChyZWFk X29wdGlvbihldGhlcm5ldDEsIDApICE9IDApIHsKIAkJcHJpbnRrKEJJT1NfREVCVUcsICJEaXNh YmxpbmcgZXRoZXJuZXQgYWRhcHRlciAxLlxuIik7CiAJCXJlZzMyIHw9IEZEX1BDSUUxOwogCX0K LQlpZiAocmVhZF9vcHRpb24oQ01PU19WU1RBUlRfZXRoZXJuZXQyLCBDTU9TX1ZMRU5fZXRoZXJu ZXQyLCAwKSAhPSAwKSB7CisJaWYgKHJlYWRfb3B0aW9uKGV0aGVybmV0MiwgMCkgIT0gMCkgewog CQlwcmludGsoQklPU19ERUJVRywgIkRpc2FibGluZyBldGhlcm5ldCBhZGFwdGVyIDIuXG4iKTsK IAkJcmVnMzIgfD0gRkRfUENJRTI7CiAJfSBlbHNlIHsKIAkJaWYgKHJlZzMyICYgRkRfUENJRTEp CiAJCQlwb3J0X3NodWZmbGUgPSAxOwogCX0KLQlpZiAocmVhZF9vcHRpb24oQ01PU19WU1RBUlRf ZXRoZXJuZXQzLCBDTU9TX1ZMRU5fZXRoZXJuZXQzLCAwKSAhPSAwKSB7CisJaWYgKHJlYWRfb3B0 aW9uKGV0aGVybmV0MywgMCkgIT0gMCkgewogCQlwcmludGsoQklPU19ERUJVRywgIkRpc2FibGlu ZyBldGhlcm5ldCBhZGFwdGVyIDMuXG4iKTsKIAkJcmVnMzIgfD0gRkRfUENJRTM7CiAJfSBlbHNl IHsKZGlmZiAtLWdpdCBhL3NyYy9tYWluYm9hcmQvcm9kYS9yazg4NmV4L3JvbXN0YWdlLmMgYi9z cmMvbWFpbmJvYXJkL3JvZGEvcms4ODZleC9yb21zdGFnZS5jCmluZGV4IDE1OGU0N2MuLjliOWRl MjUgMTAwNjQ0Ci0tLSBhL3NyYy9tYWluYm9hcmQvcm9kYS9yazg4NmV4L3JvbXN0YWdlLmMKKysr IGIvc3JjL21haW5ib2FyZC9yb2RhL3JrODg2ZXgvcm9tc3RhZ2UuYwpAQCAtNzAsNyArNzAsNyBA QCB2b2lkIHNldHVwX2ljaDdfZ3Bpb3Modm9pZCkKIHN0YXRpYyB2b2lkIGljaDdfZW5hYmxlX2xw Yyh2b2lkKQogewogCWludCBscHRfZW4gPSAwOwotCWlmIChyZWFkX29wdGlvbihDTU9TX1ZTVEFS VF9scHQsIENNT1NfVkxFTl9scHQsIDApICE9IDApIHsKKwlpZiAocmVhZF9vcHRpb24obHB0LCAw KSAhPSAwKSB7CiAJICAgICAgIGxwdF9lbiA9IDE8PDI7IC8vIGVuYWJsZSBMUFQKIAl9CiAJLy8g RW5hYmxlIFNlcmlhbCBJUlEKZGlmZiAtLWdpdCBhL3NyYy9ub3J0aGJyaWRnZS9hbWQvYW1kazgv Y29oZXJlbnRfaHQuYyBiL3NyYy9ub3J0aGJyaWRnZS9hbWQvYW1kazgvY29oZXJlbnRfaHQuYwpp bmRleCBmNjZlMmNmLi44YjUwZWVkIDEwMDY0NAotLS0gYS9zcmMvbm9ydGhicmlkZ2UvYW1kL2Ft ZGs4L2NvaGVyZW50X2h0LmMKKysrIGIvc3JjL25vcnRoYnJpZGdlL2FtZC9hbWRrOC9jb2hlcmVu dF9odC5jCkBAIC0xNTk5LDcgKzE1OTksNyBAQCBzdGF0aWMgdm9pZCBjb2hlcmVudF9odF9maW5h bGl6ZSh1bnNpZ25lZCBub2RlcykKICNpZiBDT05GSUdfTE9HSUNBTF9DUFVTPT0xCiAJdW5zaWdu ZWQgdG90YWxfY3B1czsKIAotCWlmIChyZWFkX29wdGlvbihDTU9TX1ZTVEFSVF9tdWx0aV9jb3Jl LCBDTU9TX1ZMRU5fbXVsdGlfY29yZSwgMCkgPT0gMCkgeyAvKiBtdWx0aV9jb3JlICovCisJaWYg KHJlYWRfb3B0aW9uKG11bHRpX2NvcmUsIDApID09IDApIHsgLyogbXVsdGlfY29yZSAqLwogCQl0 b3RhbF9jcHVzID0gdmVyaWZ5X2R1YWxjb3JlKG5vZGVzKTsKIAl9CiAJZWxzZSB7CmRpZmYgLS1n aXQgYS9zcmMvbm9ydGhicmlkZ2UvYW1kL2FtZGs4L3JhbWluaXQuYyBiL3NyYy9ub3J0aGJyaWRn ZS9hbWQvYW1kazgvcmFtaW5pdC5jCmluZGV4IDJiNzZjZmYuLjM1ODNkYzMgMTAwNjQ0Ci0tLSBh L3NyYy9ub3J0aGJyaWRnZS9hbWQvYW1kazgvcmFtaW5pdC5jCisrKyBiL3NyYy9ub3J0aGJyaWRn ZS9hbWQvYW1kazgvcmFtaW5pdC5jCkBAIC01NDgsNyArNTQ4LDcgQEAgc3RhdGljIHZvaWQgaHdf ZW5hYmxlX2VjYyhjb25zdCBzdHJ1Y3QgbWVtX2NvbnRyb2xsZXIgKmN0cmwpCiAJaWYgKG5iY2Fw ICYgTkJDQVBfRUNDKSB7CiAJCWRjbCB8PSBEQ0xfRGltbUVjY0VuOwogCX0KLQlpZiAocmVhZF9v cHRpb24oQ01PU19WU1RBUlRfRUNDX21lbW9yeSwgQ01PU19WTEVOX0VDQ19tZW1vcnksIDEpID09 IDApIHsKKwlpZiAocmVhZF9vcHRpb24oRUNDX21lbW9yeSwgMSkgPT0gMCkgewogCQlkY2wgJj0g fkRDTF9EaW1tRWNjRW47CiAJfQogCXBjaV93cml0ZV9jb25maWczMihjdHJsLT5mMiwgRFJBTV9D T05GSUdfTE9XLCBkY2wpOwpAQCAtMTEwMCw3ICsxMTAwLDcgQEAgc3RhdGljIHZvaWQgb3JkZXJf ZGltbXMoY29uc3Qgc3RydWN0IG1lbV9jb250cm9sbGVyICpjdHJsKQogewogCXVuc2lnbmVkIGxv bmcgdG9tX2ssIGJhc2VfazsKIAotCWlmIChyZWFkX29wdGlvbihDTU9TX1ZTVEFSVF9pbnRlcmxl YXZlX2NoaXBfc2VsZWN0cywgQ01PU19WTEVOX2ludGVybGVhdmVfY2hpcF9zZWxlY3RzLCAxKSAh PSAwKSB7CisJaWYgKHJlYWRfb3B0aW9uKGludGVybGVhdmVfY2hpcF9zZWxlY3RzLCAxKSAhPSAw KSB7CiAJCXRvbV9rID0gaW50ZXJsZWF2ZV9jaGlwX3NlbGVjdHMoY3RybCk7CiAJfSBlbHNlIHsK IAkJcHJpbnRrKEJJT1NfREVCVUcsICJJbnRlcmxlYXZpbmcgZGlzYWJsZWRcbiIpOwpAQCAtMTUz MCw3ICsxNTMwLDcgQEAgc3RhdGljIHN0cnVjdCBzcGRfc2V0X21lbWNsa19yZXN1bHQgc3BkX3Nl dF9tZW1jbGsoY29uc3Qgc3RydWN0IG1lbV9jb250cm9sbGVyICoKIAogCW1pbl9jeWNsZV90aW1l ID0gbWluX2N5Y2xlX3RpbWVzWyh2YWx1ZSA+PiBOQkNBUF9NRU1DTEtfU0hJRlQpICYgTkJDQVBf TUVNQ0xLX01BU0tdOwogCWJpb3NfY3ljbGVfdGltZSA9IG1pbl9jeWNsZV90aW1lc1sKLQkJcmVh ZF9vcHRpb24oQ01PU19WU1RBUlRfbWF4X21lbV9jbG9jaywgQ01PU19WTEVOX21heF9tZW1fY2xv Y2ssIDApXTsKKwkJcmVhZF9vcHRpb24obWF4X21lbV9jbG9jaywgMCldOwogCWlmIChiaW9zX2N5 Y2xlX3RpbWUgPiBtaW5fY3ljbGVfdGltZSkgewogCQltaW5fY3ljbGVfdGltZSA9IGJpb3NfY3lj bGVfdGltZTsKIAl9CmRpZmYgLS1naXQgYS9zcmMvbm9ydGhicmlkZ2UvYW1kL2FtZGs4L3JhbWlu aXRfZi5jIGIvc3JjL25vcnRoYnJpZGdlL2FtZC9hbWRrOC9yYW1pbml0X2YuYwppbmRleCA5Y2Nj NTZiLi4zZTYxMThkIDEwMDY0NAotLS0gYS9zcmMvbm9ydGhicmlkZ2UvYW1kL2FtZGs4L3JhbWlu aXRfZi5jCisrKyBiL3NyYy9ub3J0aGJyaWRnZS9hbWQvYW1kazgvcmFtaW5pdF9mLmMKQEAgLTEx MDgsNyArMTEwOCw3IEBAIHN0YXRpYyB1bnNpZ25lZCBsb25nIGludGVybGVhdmVfY2hpcF9zZWxl Y3RzKGNvbnN0IHN0cnVjdCBtZW1fY29udHJvbGxlciAqY3RybCwKIAkgKiBhbmQgaWYgc28gY291 bnQgdGhlbS4KIAkgKi8KICNpZiBkZWZpbmVkKENNT1NfVlNUQVJUX2ludGVybGVhdmVfY2hpcF9z ZWxlY3RzKQotCWlmIChyZWFkX29wdGlvbihDTU9TX1ZTVEFSVF9pbnRlcmxlYXZlX2NoaXBfc2Vs ZWN0cywgQ01PU19WTEVOX2ludGVybGVhdmVfY2hpcF9zZWxlY3RzLCAxKSA9PSAwKQorCWlmIChy ZWFkX29wdGlvbihpbnRlcmxlYXZlX2NoaXBfc2VsZWN0cywgMSkgPT0gMCkKIAkJcmV0dXJuIDA7 CiAjZWxzZQogI2lmICFDT05GSUdfSU5URVJMRUFWRV9DSElQX1NFTEVDVFMKQEAgLTE4MDYsNyAr MTgwNiw3IEBAIHN0YXRpYyBzdHJ1Y3Qgc3BkX3NldF9tZW1jbGtfcmVzdWx0IHNwZF9zZXRfbWVt Y2xrKGNvbnN0IHN0cnVjdCBtZW1fY29udHJvbGxlciAqCiAJbWluX2N5Y2xlX3RpbWUgPSBtaW5f Y3ljbGVfdGltZXNbKHZhbHVlID4+IE5CQ0FQX01FTUNMS19TSElGVCkgJiBOQkNBUF9NRU1DTEtf TUFTS107CiAJYmlvc19jeWNsZV90aW1lID0gbWluX2N5Y2xlX3RpbWVzWwogI2lmZGVmIENNT1Nf VlNUQVJUX21heF9tZW1fY2xvY2sKLQkJcmVhZF9vcHRpb24oQ01PU19WU1RBUlRfbWF4X21lbV9j bG9jaywgQ01PU19WTEVOX21heF9tZW1fY2xvY2ssIDApCisJCXJlYWRfb3B0aW9uKG1heF9tZW1f Y2xvY2ssIDApCiAjZWxzZQogI2lmIGRlZmluZWQoQ09ORklHX01BWF9NRU1fQ0xPQ0spCiAJCUNP TkZJR19NQVhfTUVNX0NMT0NLCkBAIC0yMzc1LDcgKzIzNzUsNyBAQCBzdGF0aWMgdm9pZCBzZXRf ZWNjKGNvbnN0IHN0cnVjdCBtZW1fY29udHJvbGxlciAqY3RybCwKIAkJZGNsIHw9IERDTF9EaW1t RWNjRW47CiAJfQogI2lmZGVmIENNT1NfVlNUQVJUX0VDQ19tZW1vcnkKLQlpZiAocmVhZF9vcHRp b24oQ01PU19WU1RBUlRfRUNDX21lbW9yeSwgQ01PU19WTEVOX0VDQ19tZW1vcnksIDEpID09IDAp IHsKKwlpZiAocmVhZF9vcHRpb24oRUNDX21lbW9yeSwgMSkgPT0gMCkgewogCQlkY2wgJj0gfkRD TF9EaW1tRWNjRW47CiAJfQogI2Vsc2UgLy8gQ01PU19WU1RBUlRfRUNDX21lbW9yeSBub3QgZGVm aW5lZApkaWZmIC0tZ2l0IGEvc3JjL25vcnRoYnJpZGdlL2ludGVsL2U3NTIwL3JhbWluaXQuYyBi L3NyYy9ub3J0aGJyaWRnZS9pbnRlbC9lNzUyMC9yYW1pbml0LmMKaW5kZXggNmVlZDE5Ni4uN2Ew NjYxYyAxMDA2NDQKLS0tIGEvc3JjL25vcnRoYnJpZGdlL2ludGVsL2U3NTIwL3JhbWluaXQuYwor KysgYi9zcmMvbm9ydGhicmlkZ2UvaW50ZWwvZTc1MjAvcmFtaW5pdC5jCkBAIC02MTgsNyArNjE4 LDcgQEAgc3RhdGljIGludCBzcGRfc2V0X2RyYW1fY29udHJvbGxlcl9tb2RlKGNvbnN0IHN0cnVj dCBtZW1fY29udHJvbGxlciAqY3RybCwKIAl9CiAJZWNjID0gMjsKICNpZiBDT05GSUdfSEFWRV9P UFRJT05fVEFCTEUKLQlpZiAocmVhZF9vcHRpb24oQ01PU19WU1RBUlRfRUNDX21lbW9yeSwgQ01P U19WTEVOX0VDQ19tZW1vcnksIDEpID09IDApIHsKKwlpZiAocmVhZF9vcHRpb24oRUNDX21lbW9y eSwgMSkgPT0gMCkgewogCQllY2MgPSAwOyAgLyogRUNDIG9mZiBpbiBDTU9TIHNvIGRpc2FibGUg aXQgKi8KIAkJcHJpbnRfZGVidWcoIkVDQyBvZmZcbiIpOwogCX0gZWxzZQpkaWZmIC0tZ2l0IGEv c3JjL25vcnRoYnJpZGdlL2ludGVsL2U3NTI1L3JhbWluaXQuYyBiL3NyYy9ub3J0aGJyaWRnZS9p bnRlbC9lNzUyNS9yYW1pbml0LmMKaW5kZXggYWFiZThjZi4uNDk1YTE0MiAxMDA2NDQKLS0tIGEv c3JjL25vcnRoYnJpZGdlL2ludGVsL2U3NTI1L3JhbWluaXQuYworKysgYi9zcmMvbm9ydGhicmlk Z2UvaW50ZWwvZTc1MjUvcmFtaW5pdC5jCkBAIC02MjQsNyArNjI0LDcgQEAgc3RhdGljIGludCBz cGRfc2V0X2RyYW1fY29udHJvbGxlcl9tb2RlKGNvbnN0IHN0cnVjdCBtZW1fY29udHJvbGxlciAq Y3RybCwKIAl9CiAJZWNjID0gMjsKICNpZiBDT05GSUdfSEFWRV9PUFRJT05fVEFCTEUKLQlpZiAo cmVhZF9vcHRpb24oQ01PU19WU1RBUlRfRUNDX21lbW9yeSxDTU9TX1ZMRU5fRUNDX21lbW9yeSwx KSA9PSAwKSB7CisJaWYgKHJlYWRfb3B0aW9uKEVDQ19tZW1vcnksIDEpID09IDApIHsKIAkJZWNj ID0gMDsgIC8qIEVDQyBvZmYgaW4gQ01PUyBzbyBkaXNhYmxlIGl0ICovCiAJCXByaW50X2RlYnVn KCJFQ0Mgb2ZmXG4iKTsKIAl9IGVsc2UKZGlmZiAtLWdpdCBhL3NyYy9wYzgwL21jMTQ2ODE4cnRj X2Vhcmx5LmMgYi9zcmMvcGM4MC9tYzE0NjgxOHJ0Y19lYXJseS5jCmluZGV4IGQwOWQ2YjkuLmFi ZGRmODcgMTAwNjQ0Ci0tLSBhL3NyYy9wYzgwL21jMTQ2ODE4cnRjX2Vhcmx5LmMKKysrIGIvc3Jj L3BjODAvbWMxNDY4MThydGNfZWFybHkuYwpAQCAtOTIsNyArOTIsNyBAQCBzdGF0aWMgaW5saW5l IGludCBkb19ub3JtYWxfYm9vdCh2b2lkKQogCXJldHVybiAoYnl0ZSAmICgxPDwxKSk7CiB9CiAK LXVuc2lnbmVkIHJlYWRfb3B0aW9uKHVuc2lnbmVkIHN0YXJ0LCB1bnNpZ25lZCBzaXplLCB1bnNp Z25lZCBkZWYpCit1bnNpZ25lZCByZWFkX29wdGlvbl9sb3dsZXZlbCh1bnNpZ25lZCBzdGFydCwg dW5zaWduZWQgc2l6ZSwgdW5zaWduZWQgZGVmKQogewogI2lmIENPTkZJR19VU0VfT1BUSU9OX1RB QkxFCiAJdW5zaWduZWQgYnl0ZTsKLS0gCjEuNy40LjQKCg==

2 2

[PATCHes] Adopt coreboot build system for libpayload
by Patrick Georgi 09 May '11

09 May '11

Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: quoted-printable =0D Hi,=0D =0D attached patches change libpayload to use the coreboot build system copie= d=0D into libpayload. Among the advantages is that it simplifies building a mo= re=0D standard set of libraries (eg. libcurses, libc, libpci) which simplifies=0D porting code to libpayload a bit (as Makefiles can be used with fewer=0D changes).=0D =0D For compatibility purposes, the build system still generates a=0D libpayload.a, which is simply a superset over all other libraries.=0D =0D The first patch changes the build system to the new style.=0D The second patch fixes up the tree so it compiles with the tighter=0D warning/error regime imposed by the build system.=0D As a bonus, the third patch adds openbsd's strlcpy (in addition to strlca= t=0D which we already have).=0D =0D Signed-off-by: Patrick Georgi <patrick(a)georgi-clan.de>=0D Content-Transfer-Encoding: base64 Content-Type: text/x-lisp; charset=us-ascii; charset=UTF-8; name=0001-Use-coreboot-build-system-for-libpayload-too.patch Content-Disposition: attachment; filename=0001-Use-coreboot-build-system-for-libpayload-too.patch VXNlIGNvcmVib290IGJ1aWxkIHN5c3RlbSBmb3IgbGlicGF5bG9hZCwgdG9vLgoKU2lnbmVkLW9m Zi1ieTogUGF0cmljayBHZW9yZ2kgPHBhdHJpY2tAZ2VvcmdpLWNsYW4uZGU+Ci0tLQogcGF5bG9h ZHMvbGlicGF5bG9hZC9NYWtlZmlsZSAgICAgICAgICAgICAgICAgIHwgIDM0NSArKysrKysrKysr KysrKystLS0tLS0tLS0tCiBwYXlsb2Fkcy9saWJwYXlsb2FkL01ha2VmaWxlLmluYyAgICAgICAg ICAgICAgfCAgMTA1ICsrKysrKysrCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2FyY2gvaTM4Ni9NYWtl ZmlsZS5pbmMgICAgfCAgICA5ICstCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2FyY2gvcG93ZXJwYy9N YWtlZmlsZS5pbmMgfCAgICA3ICstCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2NyeXB0by9NYWtlZmls ZS5pbmMgICAgICAgfCAgICAyICstCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2N1cnNlcy9NYWtlZmls ZS5pbmMgICAgICAgfCAgICA4ICstCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2RyaXZlcnMvTWFrZWZp bGUuaW5jICAgICAgfCAgIDU2ICsrLS0KIHBheWxvYWRzL2xpYnBheWxvYWQvbGliYy9NYWtlZmls ZS5pbmMgICAgICAgICB8ICAgMTQgKy0KIHBheWxvYWRzL2xpYnBheWxvYWQvbGlicGNpL01ha2Vm aWxlLmluYyAgICAgICB8ICAgIDIgKy0KIDkgZmlsZXMgY2hhbmdlZCwgMzcwIGluc2VydGlvbnMo KyksIDE3OCBkZWxldGlvbnMoLSkKIGNyZWF0ZSBtb2RlIDEwMDY0NCBwYXlsb2Fkcy9saWJwYXls b2FkL01ha2VmaWxlLmluYwoKZGlmZiAtLWdpdCBhL3BheWxvYWRzL2xpYnBheWxvYWQvTWFrZWZp bGUgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL01ha2VmaWxlCmluZGV4IDQzNjM1OTAuLmEyZDQ0NTIg MTAwNjQ0Ci0tLSBhL3BheWxvYWRzL2xpYnBheWxvYWQvTWFrZWZpbGUKKysrIGIvcGF5bG9hZHMv bGlicGF5bG9hZC9NYWtlZmlsZQpAQCAtMywxODQgKzMsMjY3IEBACiAjIwogIyMgQ29weXJpZ2h0 IChDKSAyMDA4IEFkdmFuY2VkIE1pY3JvIERldmljZXMsIEluYy4KICMjIENvcHlyaWdodCAoQykg MjAwOCBVd2UgSGVybWFubiA8dXdlQGhlcm1hbm4tdXdlLmRlPgorIyMgQ29weXJpZ2h0IChDKSAy MDA5LTIwMTAgY29yZXN5c3RlbXMgR21iSAorIyMgQ29weXJpZ2h0IChDKSAyMDExIHNlY3VuZXQg U2VjdXJpdHkgTmV0d29ya3MgQUcKICMjCi0jIyBSZWRpc3RyaWJ1dGlvbiBhbmQgdXNlIGluIHNv dXJjZSBhbmQgYmluYXJ5IGZvcm1zLCB3aXRoIG9yIHdpdGhvdXQKLSMjIG1vZGlmaWNhdGlvbiwg YXJlIHBlcm1pdHRlZCBwcm92aWRlZCB0aGF0IHRoZSBmb2xsb3dpbmcgY29uZGl0aW9ucwotIyMg YXJlIG1ldDoKLSMjIDEuIFJlZGlzdHJpYnV0aW9ucyBvZiBzb3VyY2UgY29kZSBtdXN0IHJldGFp biB0aGUgYWJvdmUgY29weXJpZ2h0Ci0jIyAgICBub3RpY2UsIHRoaXMgbGlzdCBvZiBjb25kaXRp b25zIGFuZCB0aGUgZm9sbG93aW5nIGRpc2NsYWltZXIuCi0jIyAyLiBSZWRpc3RyaWJ1dGlvbnMg aW4gYmluYXJ5IGZvcm0gbXVzdCByZXByb2R1Y2UgdGhlIGFib3ZlIGNvcHlyaWdodAotIyMgICAg bm90aWNlLCB0aGlzIGxpc3Qgb2YgY29uZGl0aW9ucyBhbmQgdGhlIGZvbGxvd2luZyBkaXNjbGFp bWVyIGluIHRoZQotIyMgICAgZG9jdW1lbnRhdGlvbiBhbmQvb3Igb3RoZXIgbWF0ZXJpYWxzIHBy b3ZpZGVkIHdpdGggdGhlIGRpc3RyaWJ1dGlvbi4KLSMjIDMuIFRoZSBuYW1lIG9mIHRoZSBhdXRo b3IgbWF5IG5vdCBiZSB1c2VkIHRvIGVuZG9yc2Ugb3IgcHJvbW90ZSBwcm9kdWN0cwotIyMgICAg ZGVyaXZlZCBmcm9tIHRoaXMgc29mdHdhcmUgd2l0aG91dCBzcGVjaWZpYyBwcmlvciB3cml0dGVu IHBlcm1pc3Npb24uCisjIyBUaGlzIHByb2dyYW0gaXMgZnJlZSBzb2Z0d2FyZTsgeW91IGNhbiBy ZWRpc3RyaWJ1dGUgaXQgYW5kL29yIG1vZGlmeQorIyMgaXQgdW5kZXIgdGhlIHRlcm1zIG9mIHRo ZSBHTlUgR2VuZXJhbCBQdWJsaWMgTGljZW5zZSBhcyBwdWJsaXNoZWQgYnkKKyMjIHRoZSBGcmVl IFNvZnR3YXJlIEZvdW5kYXRpb247IHZlcnNpb24gMiBvZiB0aGUgTGljZW5zZS4KICMjCi0jIyBU SElTIFNPRlRXQVJFIElTIFBST1ZJREVEIEJZIFRIRSBBVVRIT1IgQU5EIENPTlRSSUJVVE9SUyBg YEFTIElTJycgQU5ECi0jIyBBTlkgRVhQUkVTUyBPUiBJTVBMSUVEIFdBUlJBTlRJRVMsIElOQ0xV RElORywgQlVUIE5PVCBMSU1JVEVEIFRPLCBUSEUKLSMjIElNUExJRUQgV0FSUkFOVElFUyBPRiBN RVJDSEFOVEFCSUxJVFkgQU5EIEZJVE5FU1MgRk9SIEEgUEFSVElDVUxBUiBQVVJQT1NFCi0jIyBB UkUgRElTQ0xBSU1FRC4gIElOIE5PIEVWRU5UIFNIQUxMIFRIRSBBVVRIT1IgT1IgQ09OVFJJQlVU T1JTIEJFIExJQUJMRQotIyMgRk9SIEFOWSBESVJFQ1QsIElORElSRUNULCBJTkNJREVOVEFMLCBT UEVDSUFMLCBFWEVNUExBUlksIE9SIENPTlNFUVVFTlRJQUwKLSMjIERBTUFHRVMgKElOQ0xVRElO RywgQlVUIE5PVCBMSU1JVEVEIFRPLCBQUk9DVVJFTUVOVCBPRiBTVUJTVElUVVRFIEdPT0RTCi0j IyBPUiBTRVJWSUNFUzsgTE9TUyBPRiBVU0UsIERBVEEsIE9SIFBST0ZJVFM7IE9SIEJVU0lORVNT IElOVEVSUlVQVElPTikKLSMjIEhPV0VWRVIgQ0FVU0VEIEFORCBPTiBBTlkgVEhFT1JZIE9GIExJ QUJJTElUWSwgV0hFVEhFUiBJTiBDT05UUkFDVCwgU1RSSUNUCi0jIyBMSUFCSUxJVFksIE9SIFRP UlQgKElOQ0xVRElORyBORUdMSUdFTkNFIE9SIE9USEVSV0lTRSkgQVJJU0lORyBJTiBBTlkgV0FZ Ci0jIyBPVVQgT0YgVEhFIFVTRSBPRiBUSElTIFNPRlRXQVJFLCBFVkVOIElGIEFEVklTRUQgT0Yg VEhFIFBPU1NJQklMSVRZIE9GCi0jIyBTVUNIIERBTUFHRS4KKyMjIFRoaXMgcHJvZ3JhbSBpcyBk aXN0cmlidXRlZCBpbiB0aGUgaG9wZSB0aGF0IGl0IHdpbGwgYmUgdXNlZnVsLAorIyMgYnV0IFdJ VEhPVVQgQU5ZIFdBUlJBTlRZOyB3aXRob3V0IGV2ZW4gdGhlIGltcGxpZWQgd2FycmFudHkgb2YK KyMjIE1FUkNIQU5UQUJJTElUWSBvciBGSVRORVNTIEZPUiBBIFBBUlRJQ1VMQVIgUFVSUE9TRS4g IFNlZSB0aGUKKyMjIEdOVSBHZW5lcmFsIFB1YmxpYyBMaWNlbnNlIGZvciBtb3JlIGRldGFpbHMu CiAjIworIyMgWW91IHNob3VsZCBoYXZlIHJlY2VpdmVkIGEgY29weSBvZiB0aGUgR05VIEdlbmVy YWwgUHVibGljIExpY2Vuc2UKKyMjIGFsb25nIHdpdGggdGhpcyBwcm9ncmFtOyBpZiBub3QsIHdy aXRlIHRvIHRoZSBGcmVlIFNvZnR3YXJlCisjIyBGb3VuZGF0aW9uLCBJbmMuLCA1MSBGcmFua2xp biBTdCwgRmlmdGggRmxvb3IsIEJvc3RvbiwgTUEgIDAyMTEwLTEzMDEgVVNBCisjIworCitpZmVx ICgkKElOTkVSX1NDQU5CVUlMRCkseSkKK0NDX3JlYWw6PSQoQ0MpCitlbmRpZgogCi1leHBvcnQg c3JjIDo9ICQoc2hlbGwgcHdkKQotZXhwb3J0IHNyY3RyZWUgOj0gJChzcmMpCi1leHBvcnQgc3Jj ayA6PSAkKHNyYykvdXRpbC9rY29uZmlnCi1leHBvcnQgb2JqIDo9ICQoc3JjKS9idWlsZAotZXhw b3J0IG9iamsgOj0gJChzcmMpL2J1aWxkL3V0aWwva2NvbmZpZworJChpZiAkKHdpbGRjYXJkIC54 Y29tcGlsZSksLCQoZXZhbCAkKHNoZWxsIGJhc2ggdXRpbC94Y29tcGlsZS94Y29tcGlsZSA+IC54 Y29tcGlsZSkpKQoraW5jbHVkZSAueGNvbXBpbGUKKworaWZlcSAoJChJTk5FUl9TQ0FOQlVJTEQp LHkpCitDQzo9JChDQ19yZWFsKQorSE9TVENDOj0kKENDX3JlYWwpIC0taG9zdGNjCitIT1NUQ1hY Oj0kKENDX3JlYWwpIC0taG9zdGN4eAorZW5kaWYKIAotZXhwb3J0IEtFUk5FTFZFUlNJT04gICAg ICA6PSAwLjIuMAotZXhwb3J0IEtDT05GSUdfQVVUT0hFQURFUiA6PSAkKG9iaikvaW5jbHVkZS9s aWJwYXlsb2FkLWNvbmZpZy5oCitleHBvcnQgdG9wIDo9ICQoQ1VSRElSKQorZXhwb3J0IHNyYyA6 PSBzcmMKK2V4cG9ydCBzcmNrIDo9ICQodG9wKS91dGlsL2tjb25maWcKK2V4cG9ydCBvYmogPz0g YnVpbGQKK2V4cG9ydCBvYmp1dGlsID89ICQob2JqKS91dGlsCitleHBvcnQgb2JqayA6PSAkKG9i anV0aWwpL2tjb25maWcKKworCitleHBvcnQgS0NPTkZJR19BVVRPSEVBREVSIDo9ICQob2JqKS9j b25maWcuaAogZXhwb3J0IEtDT05GSUdfQVVUT0NPTkZJRyA6PSAkKG9iaikvYXV0by5jb25mCiAK KyMgZGlyZWN0b3J5IGNvbnRhaW5pbmcgdGhlIHRvcGxldmVsIE1ha2VmaWxlLmluYworVE9QTEVW RUwgOj0gLgorCiBDT05GSUdfU0hFTEwgOj0gc2gKIEtCVUlMRF9ERUZDT05GSUcgOj0gY29uZmln cy9kZWZjb25maWcKIFVOQU1FX1JFTEVBU0UgOj0gJChzaGVsbCB1bmFtZSAtcikKLUhBVkVfRE9U Q09ORklHIDo9ICQod2lsZGNhcmQgLmNvbmZpZykKK0RPVENPTkZJRyA/PSAuY29uZmlnCitLQ09O RklHX0NPTkZJRyA9ICQoRE9UQ09ORklHKQorZXhwb3J0IEtDT05GSUdfQ09ORklHCitIQVZFX0RP VENPTkZJRyA6PSAkKHdpbGRjYXJkICQoRE9UQ09ORklHKSkKIE1BS0VGTEFHUyArPSAtclIgLS1u by1wcmludC1kaXJlY3RvcnkKIAogIyBNYWtlIGlzIHNpbGVudCBwZXIgZGVmYXVsdCwgYnV0ICdt YWtlIFY9MScgd2lsbCBzaG93IGFsbCBjb21waWxlciBjYWxscy4KK1E6PUAKIGlmbmVxICgkKFYp LDEpCi1RIDo9IEAKK2lmbmVxICgkKFEpLCkKKy5TSUxFTlQ6CitlbmRpZgogZW5kaWYKIAotJChp ZiAkKHdpbGRjYXJkIC54Y29tcGlsZSksLCQoZXZhbCAkKHNoZWxsIGJhc2ggdXRpbC94Y29tcGls ZS94Y29tcGlsZSA+IC54Y29tcGlsZSkpKQotaW5jbHVkZSAueGNvbXBpbGUKLQotQ0MgPz0gZ2Nj CitDUFA6PSAkKENDKSAteCBhc3NlbWJsZXItd2l0aC1jcHAgLURBU1NFTUJMWSAtRQogSE9TVEND ID0gZ2NjCiBIT1NUQ1hYID0gZysrCi1IT1NUQ0ZMQUdTIDo9IC1JJChzcmNrKSAtSSQob2Jqaykg LXBpcGUKLUhPU1RDWFhGTEFHUyA6PSAtSSQoc3JjaykgLUkkKG9iamspIC1waXBlCi0KLURFU1RE SVIgPSAkKHNyYykvaW5zdGFsbAorSE9TVENGTEFHUyA6PSAtSSQoc3JjaykgLUkkKG9iamspIC1n CitIT1NUQ1hYRkxBR1MgOj0gLUkkKHNyY2spIC1JJChvYmprKQorTElCR0NDX0ZJTEVfTkFNRSA6 PSAkKHNoZWxsIHRlc3QgLXIgYCQoQ0MpIC1wcmludC1saWJnY2MtZmlsZS1uYW1lYCAmJiAkKEND KSAtcHJpbnQtbGliZ2NjLWZpbGUtbmFtZSkKIAogRE9YWUdFTiA6PSBkb3h5Z2VuCiBET1hZR0VO X09VVFBVVF9ESVIgOj0gZG94eWdlbgogCithbGw6IHJlYWwtYWxsCisKKyMgVGhpcyBpbmNsdWRl IG11c3QgY29tZSBfYmVmb3JlXyB0aGUgcGF0dGVybiBydWxlcyBiZWxvdyEKKyMgT3JkZXIgX2Rv ZXNfIG1hdHRlciBmb3IgcGF0dGVybiBydWxlcy4KK2luY2x1ZGUgdXRpbC9rY29uZmlnL01ha2Vm aWxlCisKKyMgVGhyZWUgY2FzZXMgd2hlcmUgd2UgZG9uJ3QgbmVlZCBmdWxseSBwb3B1bGF0ZWQg JChvYmopIGxpc3RzOgorIyAxLiB3aGVuIG5vIC5jb25maWcgZXhpc3RzCisjIDIuIHdoZW4gbWFr ZSBjb25maWcgKGluIGFueSBmbGF2b3VyKSBpcyBydW4KKyMgMy4gd2hlbiBtYWtlIGRpc3RjbGVh biBpcyBydW4KKyMgRG9uJ3Qgd2FzdGUgdGltZSBvbiByZWFkaW5nIGFsbCBNYWtlZmlsZS5pbmNz IGluIHRoZXNlIGNhc2VzCiBpZmVxICgkKHN0cmlwICQoSEFWRV9ET1RDT05GSUcpKSwpCitOT0NP TVBJTEU6PTEKK2VuZGlmCitpZm5lcSAoJChNQUtFQ01ER09BTFMpLCkKK2lmbmVxICgkKGZpbHRl ciAlY29uZmlnIGRpc3RjbGVhbiwkKE1BS0VDTURHT0FMUykpLCkKK05PQ09NUElMRTo9MQorZW5k aWYKK2VuZGlmCiAKLWFsbDogY29uZmlnCitpZmVxICgkKE5PQ09NUElMRSksMSkKK2luY2x1ZGUg JChUT1BMRVZFTCkvTWFrZWZpbGUuaW5jCityZWFsLWFsbDogY29uZmlnCiAKIGVsc2UKIAotaW5j bHVkZSAkKHNyYykvLmNvbmZpZworaW5jbHVkZSAkKEhBVkVfRE9UQ09ORklHKQogCi1BUkNIRElS LSQoQ09ORklHX1RBUkdFVF9JMzg2KSAgICA6PSBpMzg2Ci1BUkNIRElSLSQoQ09ORklHX1RBUkdF VF9QT1dFUlBDKSA6PSBwb3dlcnBjCitpZm5lcSAoJChJTk5FUl9TQ0FOQlVJTEQpLHkpCitpZmVx ICgkKENPTkZJR19DT01QSUxFUl9MTFZNX0NMQU5HKSx5KQorQ0M6PWNsYW5nIC1tMzIKK0hPU1RD Qzo9Y2xhbmcKK2VuZGlmCitlbmRpZgogCi1QTEFURk9STS15ICs9IGFyY2gvJChBUkNIRElSLXkp L01ha2VmaWxlLmluYwotVEFSR0VUUy15IDo9CitpZmVxICgkKENPTkZJR19DQ0FDSEUpLHkpCitD Q0FDSEU6PSQod2lsZGNhcmQgJChhZGRzdWZmaXggL2NjYWNoZSwkKHN1YnN0IDosICwkKFBBVEgp KSkpCitpZmVxICgkKENDQUNIRSksKQorJChlcnJvciBjY2FjaGUgc2VsZWN0ZWQsIGJ1dCBub3Qg Zm91bmQgaW4gUEFUSCkKK2VuZGlmCitDQ0FDSEU6PUNDQUNIRV9DT01QSUxFUkNIRUNLPWNvbnRl bnQgQ0NBQ0hFX0JBU0VESVI9JCh0b3ApICQoQ0NBQ0hFKQorQ0MgOj0gJChDQ0FDSEUpICQoQ0Mp CitIT1NUQ0MgOj0gJChDQ0FDSEUpICQoSE9TVENDKQorSE9TVENYWCA6PSAkKENDQUNIRSkgJChI T1NUQ1hYKQorUk9NQ0MgOj0gJChDQ0FDSEUpICQoUk9NQ0MpCitlbmRpZgogCi1CVUlMRC15IDo9 IGNyeXB0by9NYWtlZmlsZS5pbmMgbGliYy9NYWtlZmlsZS5pbmMgZHJpdmVycy9NYWtlZmlsZS5p bmMgbGlicGNpL01ha2VmaWxlLmluYwotQlVJTEQtJChDT05GSUdfVElOWUNVUlNFUykgKz0gY3Vy c2VzL01ha2VmaWxlLmluYworc3RyaXBfcXVvdGVzID0gJChzdWJzdCAiLCwkKHN1YnN0IFwiLCwk KDEpKSkKIAogIyBUaGUgcHJpbWFyeSB0YXJnZXQgbmVlZHMgdG8gYmUgaGVyZSBiZWZvcmUgd2Ug aW5jbHVkZSB0aGUKICMgb3RoZXIgZmlsZXMKIAotYWxsOiBsaWIKLQotaW5jbHVkZSAkKFBMQVRG T1JNLXkpICQoQlVJTEQteSkKLQotT0JKUyAgICAgOj0gJChwYXRzdWJzdCAlLCQob2JqKS8lLCQo VEFSR0VUUy15KSkKLUlOQ0xVREVTIDo9IC1JaW5jbHVkZSAtSWluY2x1ZGUvJChBUkNIRElSLXkp IC1JJChvYmopIC1JJChvYmopL2luY2x1ZGUKLUlOQ0xVREVTICs9IC1JJChzaGVsbCAkKENDKSAt cHJpbnQtc2VhcmNoLWRpcnMgfCBoZWFkIC1uIDEgfCBjdXQgLWQnICcgLWYyKWluY2x1ZGUKLQot dHJ5LXJ1bj0gJChzaGVsbCBzZXQgLWU7IFwKLVRNUD0iLiQkJCQudG1wIjsgXAotaWYgKCQoMSkp ID4gL2Rldi9udWxsIDI+JjE7IFwKLXRoZW4gZWNobyAiJCgyKSI7IFwKLWVsc2UgZWNobyAiJCgz KSI7IFwKLWZpOyBybSAtcmYgIiQkVE1QIikKLQotY2Mtb3B0aW9uPSAkKGNhbGwgdHJ5LXJ1bixc Ci0kKENDKSAkKDEpIC1TIC14YyAvZGV2L251bGwgLW8gIiQkVE1QIiwgJCgxKSwgJCgyKSkKLQot U1RBQ0tQUk9URUNUICs9ICQoY2FsbCBjYy1vcHRpb24sIC1mbm8tc3RhY2stcHJvdGVjdG9yLCkK LQotIyBUT0RPOiBSZS1hZGQgLU9zIGFzIHNvb24gYXMgd2UgZmluZCBvdXQgd2h5IGl0IGNhdXNl ZCBwcm9ibGVtcy4KLUNGTEFHUyA6PSAtV2FsbCAtV2Vycm9yICQoU1RBQ0tQUk9URUNUKSAtbm9z dGRpbmMgJChJTkNMVURFUykgLWZmcmVlc3RhbmRpbmcgLXBpcGUKLQotYWxsOiBsaWIKLQotbGli OiAkKG9iaikvbGliL2xpYnBheWxvYWQuYSAkKG9iaikvbGliLyQoQVJDSERJUi15KS9oZWFkLm8K K2lmZXEgKCQoSU5ORVJfU0NBTkJVSUxEKSx5KQorQ09ORklHX1NDQU5CVUlMRF9FTkFCTEU6PQor ZW5kaWYKIAotJChvYmopL2xpYi8kKEFSQ0hESVIteSkvaGVhZC5vOiAkKG9iaikvYXJjaC8kKEFS Q0hESVIteSkvaGVhZC5TLm8KLQkkKFEpcHJpbnRmICIgIENQICAgICAgJChzdWJzdCAkKHNoZWxs IHB3ZCkvLCwkKEApKVxuIgotCSQoUSljcCAkPCAkQAoraWZlcSAoJChDT05GSUdfU0NBTkJVSUxE X0VOQUJMRSkseSkKK2lmbmVxICgkKENPTkZJR19TQ0FOQlVJTERfUkVQT1JUX0xPQ0FUSU9OKSwp CitDT05GSUdfU0NBTkJVSUxEX1JFUE9SVF9MT0NBVElPTjo9LW8gJChDT05GSUdfU0NBTkJVSUxE X1JFUE9SVF9MT0NBVElPTikKK2VuZGlmCityZWFsLWFsbDoKKwllY2hvICcjIS9iaW4vc2gnID4g LmNjd3JhcAorCWVjaG8gJ0NDPSIkKENDKSInID4+IC5jY3dyYXAKKwllY2hvICdpZiBbICIkJDEi ID0gIi0taG9zdGNjIiBdOyB0aGVuIHNoaWZ0OyBDQz0iJChIT1NUQ0MpIjsgZmknID4+IC5jY3dy YXAKKwllY2hvICdpZiBbICIkJDEiID0gIi0taG9zdGN4eCIgXTsgdGhlbiBzaGlmdDsgQ0M9IiQo SE9TVENYWCkiOyBmaScgPj4gLmNjd3JhcAorCWVjaG8gJ2V2YWwgJCRDQyAkJConID4+IC5jY3dy YXAKKwljaG1vZCAreCAuY2N3cmFwCisJc2Nhbi1idWlsZCAkKENPTkZJR19TQ0FOQlVJTERfUkVQ T1JUX0xPQ0FUSU9OKSAtYW5hbHl6ZS1oZWFkZXJzIC0tdXNlLWNjPSQodG9wKS8uY2N3cmFwIC0t dXNlLWMrKz0kKHRvcCkvLmNjd3JhcCAkKE1BS0UpIElOTkVSX1NDQU5CVUlMRD15CitlbHNlCity ZWFsLWFsbDogcmVhbC10YXJnZXQKK2VuZGlmCiAKLSQob2JqKS9saWIvbGlicGF5bG9hZC5hOiBw cmVwYXJlICQoT0JKUykKLQkkKFEpcHJpbnRmICIgIEFSICAgICAgJChzdWJzdCAkKHNoZWxsIHB3 ZCkvLCwkKEApKVxuIgotCSQoUSkkKEFSKSByYyAkQCAkKE9CSlMpCisjIG11c3QgY29tZSByYXRo ZXIgZWFybHkKKy5TRUNPTkRFWFBBTlNJT046CisKKyQob2JqKS9jb25maWcuaDoKKwkkKE1BS0Up IG9sZGNvbmZpZworCisjIEFkZCBhIG5ldyBjbGFzcyBvZiBzb3VyY2Uvb2JqZWN0IGZpbGVzIHRv IHRoZSBidWlsZCBzeXN0ZW0KK2FkZC1jbGFzcz0gXAorCSQoZXZhbCAkKDEpLXNyY3M6PSkgXAor CSQoZXZhbCAkKDEpLW9ianM6PSkgXAorCSQoZXZhbCBjbGFzc2VzKz0kKDEpKQorCisjIFNwZWNp YWwgY2xhc3NlcyBhcmUgbWFuYWdlZCB0eXBlcyB3aXRoIHNwZWNpYWwgYmVoYXZpb3VyCisjIE9u IHBhcnNlIHRpbWUsIGZvciBlYWNoIGVudHJ5IGluIHZhcmlhYmxlICQoMSkteQorIyBhIGhhbmRs ZXIgJCgxKS1oYW5kbGVyIGlzIGV4ZWN1dGVkIHdpdGggdGhlIGFyZ3VtZW50czoKKyMgKiAkKDEp OiBkaXJlY3RvcnkgdGhlIHBhcnNlciBpcyBpbgorIyAqICQoMik6IGN1cnJlbnQgZW50cnkKK2Fk ZC1zcGVjaWFsLWNsYXNzPSBcCisJJChldmFsICQoMSk6PSkgXAorCSQoZXZhbCBzcGVjaWFsLWNs YXNzZXMrPSQoMSkpCisKKyMgQ2xlYW4gLXkgdmFyaWFibGVzLCBpbmNsdWRlIE1ha2VmaWxlLmlu YworIyBBZGQgcGF0aHMgdG8gZmlsZXMgaW4gWC15IHRvIFgtc3JjcworIyBBZGQgc3ViZGlycy15 IHRvIHN1YmRpcnMKK2luY2x1ZGVtYWtlZmlsZXM9IFwKKwkkKGZvcmVhY2ggY2xhc3MsY2xhc3Nl cyBzdWJkaXJzICQoY2xhc3NlcykgJChzcGVjaWFsLWNsYXNzZXMpLCAkKGV2YWwgJChjbGFzcykt eTo9KSkgXAorCSQoZXZhbCAtaW5jbHVkZSAkKDEpKSBcCisJJChmb3JlYWNoIGNsYXNzLCQoY2xh c3Nlcy15KSwgJChjYWxsIGFkZC1jbGFzcywkKGNsYXNzKSkpIFwKKwkkKGZvcmVhY2ggY2xhc3Ms JChjbGFzc2VzKSwgXAorCQkkKGV2YWwgJChjbGFzcyktc3Jjcys9IFwKKwkJCSQkKHN1YnN0ICQo dG9wKS8sLCBcCisJCQkkJChhYnNwYXRoICQkKGFkZHByZWZpeCAkKGRpciAkKDEpKSwkJCgkKGNs YXNzKS15KSkpKSkpIFwKKwkkKGZvcmVhY2ggc3BlY2lhbCwkKHNwZWNpYWwtY2xhc3NlcyksIFwK KwkJJChmb3JlYWNoIGl0ZW0sJCgkKHNwZWNpYWwpLXkpLCAkKGNhbGwgJChzcGVjaWFsKS1oYW5k bGVyLCQoZGlyICQoMSkpLCQoaXRlbSkpKSkgXAorCSQoZXZhbCBzdWJkaXJzKz0kJChzdWJzdCAk KENVUkRJUikvLCwkJChhYnNwYXRoICQkKGFkZHByZWZpeCAkKGRpciAkKDEpKSwkJChzdWJkaXJz LXkpKSkpKQorCisjIEZvciBlYWNoIHBhdGggaW4gJChzdWJkaXJzKSBjYWxsIGluY2x1ZGVtYWtl ZmlsZXMKKyMgUmVwZWF0IHVudGlsIHN1YmRpcnMgaXMgZW1wdHkKK2V2YWx1YXRlX3N1YmRpcnM9 IFwKKwkkKGV2YWwgY3Vyc3ViZGlyczo9JChzdWJkaXJzKSkgXAorCSQoZXZhbCBzdWJkaXJzOj0p IFwKKwkkKGZvcmVhY2ggZGlyLCQoY3Vyc3ViZGlycyksIFwKKwkJJChldmFsICQoY2FsbCBpbmNs dWRlbWFrZWZpbGVzLCQoZGlyKS9NYWtlZmlsZS5pbmMpKSkgXAorCSQoaWYgJChzdWJkaXJzKSwk KGV2YWwgJChjYWxsIGV2YWx1YXRlX3N1YmRpcnMpKSkKKworIyBjb2xsZWN0IGFsbCBvYmplY3Qg ZmlsZXMgZWxpZ2libGUgZm9yIGJ1aWxkaW5nCitzdWJkaXJzOj0kKFRPUExFVkVMKQorJChldmFs ICQoY2FsbCBldmFsdWF0ZV9zdWJkaXJzKSkKKworc3JjLXRvLW9iaj0kKGFkZHN1ZmZpeCAuJCgx KS5vLCAkKGJhc2VuYW1lICQoYWRkcHJlZml4ICQob2JqKS8sICQoJCgxKS1zcmNzKSkpKQorJChm b3JlYWNoIGNsYXNzLCQoY2xhc3NlcyksJChldmFsICQoY2xhc3MpLW9ianM6PSQoY2FsbCBzcmMt dG8tb2JqLCQoY2xhc3MpKSkpCisKK2FsbHNyY3M6PSQoZm9yZWFjaCB2YXIsICQoYWRkc3VmZml4 IC1zcmNzLCQoY2xhc3NlcykpLCAkKCQodmFyKSkpCithbGxvYmpzOj0kKGZvcmVhY2ggdmFyLCAk KGFkZHN1ZmZpeCAtb2JqcywkKGNsYXNzZXMpKSwgJCgkKHZhcikpKQorYWxsZGlyczo9JChzb3J0 ICQoYWJzcGF0aCAkKGRpciAkKGFsbG9ianMpKSkpCisKKyMgbWFjcm8gdG8gZGVmaW5lIHRlbXBs YXRlIG1hY3JvcyB0aGF0IGFyZSB1c2VkIGJ5IHVzZV90ZW1wbGF0ZSBtYWNybworZGVmaW5lIGNy ZWF0ZV9jY190ZW1wbGF0ZQorIyAkMSBvYmogY2xhc3MKKyMgJDIgc291cmNlIHN1ZmZpeCAoYywg UykKKyMgJDMgYWRkaXRpb25hbCBjb21waWxlciBmbGFncworIyAkNCBhZGRpdGlvbmFsIGRlcGVu ZGVuY2llcworaWZuJChFTVBUWSlkZWYgJCgxKS1vYmpzXyQoMilfdGVtcGxhdGUKK2RlJChFTVBU WSlmaW5lICQoMSktb2Jqc18kKDIpX3RlbXBsYXRlCiskKG9iaikvJCQoMSkuJCgxKS5vOiAkJCgx KS4kKDIpICQob2JqKS9jb25maWcuaCAkKDQpCisJQHByaW50ZiAiICAgIENDICAgICAgICAgJCQk JChzdWJzdCAkJCQkKG9iaikvLCwkJCQkKEApKVxuIgorCSQoQ0MpICQoMykgLU1NRCAkJCQkKENG TEFHUykgLWMgLW8gJCQkJEAgJCQkJDwKK2VuJChFTVBUWSlkZWYKK2VuZCQoRU1QVFkpaWYKK2Vu ZGVmCisKK2ZpbGV0eXBlcy1vZi1jbGFzcz0kKHN1YnN0IC4sLCQoc29ydCAkKHN1ZmZpeCAkKCQo MSktc3JjcykpKSkKKyQoZm9yZWFjaCBjbGFzcywkKGNsYXNzZXMpLCBcCisJJChmb3JlYWNoIHR5 cGUsJChjYWxsIGZpbGV0eXBlcy1vZi1jbGFzcywkKGNsYXNzKSksIFwKKwkJJChldmFsICQoY2Fs bCBjcmVhdGVfY2NfdGVtcGxhdGUsJChjbGFzcyksJCh0eXBlKSwkKCQoY2xhc3MpLSQodHlwZSkt Y2NvcHRzKSwkKCQoY2xhc3MpLSQodHlwZSktZGVwcykpKSkpCisKK2ZvcmVhY2gtc3JjPSQoZm9y ZWFjaCBmaWxlLCQoJCgxKS1zcmNzKSwkKGV2YWwgJChjYWxsICQoMSktb2Jqc18kKHN1YnN0IC4s LCQoc3VmZml4ICQoZmlsZSkpKV90ZW1wbGF0ZSwkKGJhc2VuYW1lICQoZmlsZSkpKSkpCiskKGV2 YWwgJChmb3JlYWNoIGNsYXNzLCQoY2xhc3NlcyksJChjYWxsIGZvcmVhY2gtc3JjLCQoY2xhc3Mp KSkpCisKK0RFUEVOREVOQ0lFUyA9ICQoYWxsb2Jqczoubz0uZCkKKy1pbmNsdWRlICQoREVQRU5E RU5DSUVTKQorCitwcmludGFsbDoKKwlAJChmb3JlYWNoIGNsYXNzLCQoY2xhc3NlcyksZWNobyAk KGNsYXNzKS1vYmpzOj0kKCQoY2xhc3MpLW9ianMpOyApCisJQGVjaG8gYWxsZGlyczo9JChhbGxk aXJzKQorCUBlY2hvIGFsbHNyY3M9JChhbGxzcmNzKQorCUBlY2hvIERFUEVOREVOQ0lFUz0kKERF UEVOREVOQ0lFUykKKwlAZWNobyBMSUJHQ0NfRklMRV9OQU1FPSQoTElCR0NDX0ZJTEVfTkFNRSkK KwlAJChmb3JlYWNoIGNsYXNzLCQoc3BlY2lhbC1jbGFzc2VzKSxlY2hvICQoY2xhc3MpOj0nJCgk KGNsYXNzKSknOyApCiAKIGVuZGlmCiAKLWluc3RhbGw6IGxpYgotCSQoUSlwcmludGYgIiAgSU5T VEFMTCAkKERFU1RESVIpL2xpYnBheWxvYWQvbGliXG4iCi0JJChRKWluc3RhbGwgLW0gNzU1IC1k ICQoREVTVERJUikvbGlicGF5bG9hZC9saWIKLQkkKFEpaW5zdGFsbCAtbSA2NDQgJChvYmopL2xp Yi9saWJwYXlsb2FkLmEgJChERVNURElSKS9saWJwYXlsb2FkL2xpYi8KLQkkKFEpaW5zdGFsbCAt bSA2NDQgbGliL2xpYnBheWxvYWQubGRzY3JpcHQgJChERVNURElSKS9saWJwYXlsb2FkL2xpYi8K LQkkKFEpaW5zdGFsbCAtbSA3NTUgLWQgJChERVNURElSKS9saWJwYXlsb2FkL2xpYi8kKEFSQ0hE SVIteSkKLQkkKFEpaW5zdGFsbCAtbSA2NDQgJChvYmopL2xpYi8kKEFSQ0hESVIteSkvaGVhZC5v ICQoREVTVERJUikvbGlicGF5bG9hZC9saWIvJChBUkNIRElSLXkpCi0JJChRKXByaW50ZiAiICBJ TlNUQUxMICQoREVTVERJUikvbGlicGF5bG9hZC9pbmNsdWRlXG4iCi0JJChRKWluc3RhbGwgLW0g NzU1IC1kICQoREVTVERJUikvbGlicGF5bG9hZC9pbmNsdWRlCi0JJChRKWZvciBmaWxlIGluIGBm aW5kIGluY2x1ZGUgLW5hbWUgKi5oIC10eXBlIGZgOyBkbyBcCi0JCWluc3RhbGwgLW0gNzU1IC1k ICQoREVTVERJUikvbGlicGF5bG9hZC9gZGlybmFtZSAkJGZpbGVgOyBcCi0JCWluc3RhbGwgLW0g NjQ0ICQkZmlsZSAkKERFU1RESVIpL2xpYnBheWxvYWQvJCRmaWxlOyBcCi0JZG9uZQotCSQoUSlp bnN0YWxsIC1tIDY0NCAkKEtDT05GSUdfQVVUT0hFQURFUikgJChERVNURElSKS9saWJwYXlsb2Fk L2luY2x1ZGUKLQkkKFEpcHJpbnRmICIgIElOU1RBTEwgJChERVNURElSKS9saWJwYXlsb2FkL2Jp blxuIgotCSQoUSlpbnN0YWxsIC1tIDc1NSAtZCAkKERFU1RESVIpL2xpYnBheWxvYWQvYmluCi0J JChRKWluc3RhbGwgLW0gNzU1IGJpbi9scGdjYyAkKERFU1RESVIpL2xpYnBheWxvYWQvYmluCi0J JChRKWluc3RhbGwgLW0gNzU1IGJpbi9scGFzICQoREVTVERJUikvbGlicGF5bG9hZC9iaW4KLQkk KFEpaW5zdGFsbCAtbSA2NDQgYmluL2xwLmZ1bmN0aW9ucyAkKERFU1RESVIpL2xpYnBheWxvYWQv YmluCi0JJChRKWluc3RhbGwgLW0gNjQ0IC5jb25maWcgJChERVNURElSKS9saWJwYXlsb2FkL2xp YnBheWxvYWQuY29uZmlnCi0KLXByZXBhcmU6Ci0JJChRKW1rZGlyIC1wICQob2JqKS91dGlsL2tj b25maWcvbHhkaWFsb2cKLQkkKFEpbWtkaXIgLXAgJChvYmopL2NyeXB0byAkKG9iaikvY3Vyc2Vz ICQob2JqKS9kcml2ZXJzL3ZpZGVvCi0JJChRKW1rZGlyIC1wICQob2JqKS9kcml2ZXJzL3VzYgot CSQoUSlta2RpciAtcCAkKG9iaikvYXJjaC8kKEFSQ0hESVIteSkgJChvYmopL2xpYi8kKEFSQ0hE SVIteSkgJChvYmopL2xpYmMgJChvYmopL2xpYnBjaQotCSQoUSlta2RpciAtcCAkKG9iaikvbGli LyQoQVJDSERJUi15KQotCSQoUSlta2RpciAtcCAkKG9iaikvaW5jbHVkZQorJChzaGVsbCBta2Rp ciAtcCAkKG9iaikgJChvYmp1dGlsKS9rY29uZmlnL2x4ZGlhbG9nICQoYWRkaXRpb25hbC1kaXJz KSAkKGFsbGRpcnMpKQorCitjc2NvcGU6CisJY3Njb3BlIC1iUgogCiBkb3h5OiBkb3h5Z2VuCiBk b3h5Z2VuOgotCSQoUSkkKERPWFlHRU4pIERveHlmaWxlCisJJChET1hZR0VOKSBEb3h5ZmlsZQog CiBkb3h5Y2xlYW46IGRveHlnZW4tY2xlYW4KIGRveHlnZW4tY2xlYW46Ci0JJChRKXJtIC1yZiAk KERPWFlHRU5fT1VUUFVUX0RJUikKLQotY2xlYW46IGRveHlnZW4tY2xlYW4KLQkkKFEpcm0gLXJm ICQob2JqKS9jcnlwdG8gJChvYmopL2N1cnNlcyAkKG9iaikvZHJpdmVycwotCSQoUSlybSAtcmYg JChvYmopL2kzODYgJChvYmopL3Bvd2VycGMgJChvYmopL2xpYiAkKG9iaikvbGliYwotCi1kaXN0 Y2xlYW46IGNsZWFuCi0JJChRKXJtIC1yZiBidWlsZCAjIHNob3VsZCBiZSAkKG9iaikgPwotCSQo USlybSAtZiAuY29uZmlnIC5jb25maWcub2xkIC54Y29tcGlsZSAuLmNvbmZpZy50bXAgLmtjb25m aWcuZCAudG1wY29uZmlnKgotCi0jIFRoaXMgaW5jbHVkZSBtdXN0IGNvbWUgX2JlZm9yZV8gdGhl IHBhdHRlcm4gcnVsZXMgYmVsb3chCi0jIE9yZGVyIF9kb2VzXyBtYXR0ZXIgZm9yIHBhdHRlcm4g cnVsZXMuCi1pbmNsdWRlIHV0aWwva2NvbmZpZy9NYWtlZmlsZQotCi1pZmVxICgkKHN0cmlwICQo SEFWRV9ET1RDT05GSUcpKSwpCi1lbHNlCisJcm0gLXJmICQoRE9YWUdFTl9PVVRQVVRfRElSKQog Ci0kKG9iaikvJS5vOiAkKHNyYykvJS5jCi0JJChRKXByaW50ZiAiICBDQyAgICAgICQoc3Vic3Qg JChzaGVsbCBwd2QpLywsJChAKSlcbiIKLQkkKFEpJChDQykgLW0zMiAkKENGTEFHUykgLWMgLW8g JEAgJDwKK2NsZWFuLWZvci11cGRhdGU6IGRveHlnZW4tY2xlYW4gY2xlYW4tZm9yLXVwZGF0ZS10 YXJnZXQKKwlybSAtZiAkKGFsbG9ianMpIC54Y29tcGlsZQorCXJtIC1mICQoREVQRU5ERU5DSUVT KQorCXJtZGlyIC1wICQoYWxsZGlycykgMj4vZGV2L251bGwgPi9kZXYvbnVsbCB8fCB0cnVlCiAK LSQob2JqKS8lLlMubzogJChzcmMpLyUuUwotCSQoUSlwcmludGYgIiAgQ0MgICAgICAkKHN1YnN0 ICQoc2hlbGwgcHdkKS8sLCQoQCkpXG4iCi0JJChRKSQoQ0MpIC1tMzIgJChDRkxBR1MpIC1jIC1v ICRAICQ8CitjbGVhbjogY2xlYW4tZm9yLXVwZGF0ZSBjbGVhbi10YXJnZXQKKwlybSAtZiAuY2N3 cmFwCiAKLWVuZGlmCitjbGVhbi1jc2NvcGU6CisJcm0gLWYgY3Njb3BlLm91dAogCi0uUEhPTlk6 ICQoUEhPTlkpIHByZXBhcmUgaW5zdGFsbCBjbGVhbiBkaXN0Y2xlYW4gZG94eWdlbiBkb3h5Citk aXN0Y2xlYW46IGNsZWFuLWNzY29wZQorCXJtIC1yZiAkKG9iaikKKwlybSAtZiAuY29uZmlnIC5j b25maWcub2xkIC4uY29uZmlnLnRtcCAua2NvbmZpZy5kIC50bXBjb25maWcqIC5jY3dyYXAgLnhj b21waWxlCiAKKy5QSE9OWTogJChQSE9OWSkgY2xlYW4gY2xlYW4tY3Njb3BlIGNzY29wZSBkaXN0 Y2xlYW4gZG94eWdlbiBkb3h5IC54Y29tcGlsZQpkaWZmIC0tZ2l0IGEvcGF5bG9hZHMvbGlicGF5 bG9hZC9NYWtlZmlsZS5pbmMgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL01ha2VmaWxlLmluYwpuZXcg ZmlsZSBtb2RlIDEwMDY0NAppbmRleCAwMDAwMDAwLi4wYWY3OWE2Ci0tLSAvZGV2L251bGwKKysr IGIvcGF5bG9hZHMvbGlicGF5bG9hZC9NYWtlZmlsZS5pbmMKQEAgLTAsMCArMSwxMDUgQEAKKyMj CisjIyBUaGlzIGZpbGUgaXMgcGFydCBvZiB0aGUgbGlicGF5bG9hZCBwcm9qZWN0LgorIyMKKyMj IENvcHlyaWdodCAoQykgMjAwOCBBZHZhbmNlZCBNaWNybyBEZXZpY2VzLCBJbmMuCisjIyBDb3B5 cmlnaHQgKEMpIDIwMDggVXdlIEhlcm1hbm4gPHV3ZUBoZXJtYW5uLXV3ZS5kZT4KKyMjIENvcHly aWdodCAoQykgMjAxMSBzZWN1bmV0IFNlY3VyaXR5IE5ldHdvcmtzIEFHCisjIworIyMgUmVkaXN0 cmlidXRpb24gYW5kIHVzZSBpbiBzb3VyY2UgYW5kIGJpbmFyeSBmb3Jtcywgd2l0aCBvciB3aXRo b3V0CisjIyBtb2RpZmljYXRpb24sIGFyZSBwZXJtaXR0ZWQgcHJvdmlkZWQgdGhhdCB0aGUgZm9s bG93aW5nIGNvbmRpdGlvbnMKKyMjIGFyZSBtZXQ6CisjIyAxLiBSZWRpc3RyaWJ1dGlvbnMgb2Yg c291cmNlIGNvZGUgbXVzdCByZXRhaW4gdGhlIGFib3ZlIGNvcHlyaWdodAorIyMgICAgbm90aWNl LCB0aGlzIGxpc3Qgb2YgY29uZGl0aW9ucyBhbmQgdGhlIGZvbGxvd2luZyBkaXNjbGFpbWVyLgor IyMgMi4gUmVkaXN0cmlidXRpb25zIGluIGJpbmFyeSBmb3JtIG11c3QgcmVwcm9kdWNlIHRoZSBh Ym92ZSBjb3B5cmlnaHQKKyMjICAgIG5vdGljZSwgdGhpcyBsaXN0IG9mIGNvbmRpdGlvbnMgYW5k IHRoZSBmb2xsb3dpbmcgZGlzY2xhaW1lciBpbiB0aGUKKyMjICAgIGRvY3VtZW50YXRpb24gYW5k L29yIG90aGVyIG1hdGVyaWFscyBwcm92aWRlZCB3aXRoIHRoZSBkaXN0cmlidXRpb24uCisjIyAz LiBUaGUgbmFtZSBvZiB0aGUgYXV0aG9yIG1heSBub3QgYmUgdXNlZCB0byBlbmRvcnNlIG9yIHBy b21vdGUgcHJvZHVjdHMKKyMjICAgIGRlcml2ZWQgZnJvbSB0aGlzIHNvZnR3YXJlIHdpdGhvdXQg c3BlY2lmaWMgcHJpb3Igd3JpdHRlbiBwZXJtaXNzaW9uLgorIyMKKyMjIFRISVMgU09GVFdBUkUg SVMgUFJPVklERUQgQlkgVEhFIEFVVEhPUiBBTkQgQ09OVFJJQlVUT1JTIGBgQVMgSVMnJyBBTkQK KyMjIEFOWSBFWFBSRVNTIE9SIElNUExJRUQgV0FSUkFOVElFUywgSU5DTFVESU5HLCBCVVQgTk9U IExJTUlURUQgVE8sIFRIRQorIyMgSU1QTElFRCBXQVJSQU5USUVTIE9GIE1FUkNIQU5UQUJJTElU WSBBTkQgRklUTkVTUyBGT1IgQSBQQVJUSUNVTEFSIFBVUlBPU0UKKyMjIEFSRSBESVNDTEFJTUVE LiAgSU4gTk8gRVZFTlQgU0hBTEwgVEhFIEFVVEhPUiBPUiBDT05UUklCVVRPUlMgQkUgTElBQkxF CisjIyBGT1IgQU5ZIERJUkVDVCwgSU5ESVJFQ1QsIElOQ0lERU5UQUwsIFNQRUNJQUwsIEVYRU1Q TEFSWSwgT1IgQ09OU0VRVUVOVElBTAorIyMgREFNQUdFUyAoSU5DTFVESU5HLCBCVVQgTk9UIExJ TUlURUQgVE8sIFBST0NVUkVNRU5UIE9GIFNVQlNUSVRVVEUgR09PRFMKKyMjIE9SIFNFUlZJQ0VT OyBMT1NTIE9GIFVTRSwgREFUQSwgT1IgUFJPRklUUzsgT1IgQlVTSU5FU1MgSU5URVJSVVBUSU9O KQorIyMgSE9XRVZFUiBDQVVTRUQgQU5EIE9OIEFOWSBUSEVPUlkgT0YgTElBQklMSVRZLCBXSEVU SEVSIElOIENPTlRSQUNULCBTVFJJQ1QKKyMjIExJQUJJTElUWSwgT1IgVE9SVCAoSU5DTFVESU5H IE5FR0xJR0VOQ0UgT1IgT1RIRVJXSVNFKSBBUklTSU5HIElOIEFOWSBXQVkKKyMjIE9VVCBPRiBU SEUgVVNFIE9GIFRISVMgU09GVFdBUkUsIEVWRU4gSUYgQURWSVNFRCBPRiBUSEUgUE9TU0lCSUxJ VFkgT0YKKyMjIFNVQ0ggREFNQUdFLgorIyMKKworZXhwb3J0IEtFUk5FTFZFUlNJT04gICAgICA6 PSAwLjIuMAorCitBUkNIRElSLSQoQ09ORklHX1RBUkdFVF9JMzg2KSAgICA6PSBpMzg2CitBUkNI RElSLSQoQ09ORklHX1RBUkdFVF9QT1dFUlBDKSA6PSBwb3dlcnBjCisKK3JlYWwtdGFyZ2V0OiBs aWIKKworY2xhc3Nlcy0kKENPTkZJR19QQ0kpICs9IGxpYnBjaQorY2xhc3Nlcy0kKENPTkZJR19M SUJDKSArPSBsaWJjCitjbGFzc2VzLSQoQ09ORklHX1RJTllDVVJTRVMpICs9IGxpYmN1cnNlcwor bGlicmFyaWVzIDo9ICQoY2xhc3Nlcy15KQorY2xhc3Nlcy15ICs9IGhlYWQubworCitsaWJwY2kt Yy1kZXBzID0gJChvYmopL2xpYnBheWxvYWQtY29uZmlnLmgKK2xpYmMtYy1kZXBzID0gJChvYmop L2xpYnBheWxvYWQtY29uZmlnLmgKK2xpYmN1cnNlcy1jLWRlcHMgPSAkKG9iaikvbGlicGF5bG9h ZC1jb25maWcuaAoraGVhZC5vLVMtZGVwcyA9ICQob2JqKS9saWJwYXlsb2FkLWNvbmZpZy5oCisK K3N1YmRpcnMteSA6PSBhcmNoLyQoQVJDSERJUi15KQorc3ViZGlycy15ICs9IGNyeXB0byBsaWJj IGRyaXZlcnMgbGlicGNpCitzdWJkaXJzLSQoQ09ORklHX1RJTllDVVJTRVMpICs9IGN1cnNlcwor CitJTkNMVURFUyA6PSAtSWluY2x1ZGUgLUlpbmNsdWRlLyQoQVJDSERJUi15KSAtSSQob2JqKQor Q0ZMQUdTID0gJChJTkNMVURFUykgLU8yIC1waXBlIC1nCitDRkxBR1MgKz0gLW5vc3RkbGliIC1X YWxsIC1XdW5kZWYgLVdzdHJpY3QtcHJvdG90eXBlcyAtV21pc3NpbmctcHJvdG90eXBlcworQ0ZM QUdTICs9IC1Xd3JpdGUtc3RyaW5ncyAtV3JlZHVuZGFudC1kZWNscyAtV25vLXRyaWdyYXBocwor Q0ZMQUdTICs9IC1Xc3RyaWN0LWFsaWFzaW5nIC1Xc2hhZG93IC1mbm8tYnVpbHRpbgorCiskKG9i aikvbGlicGF5bG9hZC1jb25maWcuaDogJChLQ09ORklHX0FVVE9IRUFERVIpCisJY21wICRAICQ8 IHx8IGNwICQ8ICRACisKK2xpYnJhcnktdGFyZ2V0cyA9ICQoYWRkc3VmZml4IC5hLCQoYWRkcHJl Zml4ICQob2JqKS8sJChsaWJyYXJpZXMpKSkgJChvYmopL2xpYnBheWxvYWQuYQorbGliOiAkJChs aWJyYXJ5LXRhcmdldHMpICQob2JqKS9oZWFkLm8KKworJChvYmopL2xpYnBheWxvYWQuYTogJChm b3JlYWNoIGNsYXNzLCQobGlicmFyaWVzKSwkJCgkKGNsYXNzKS1vYmpzKSkKKwlwcmludGYgIiAg QVIgICAgICAkKHN1YnN0ICQoc2hlbGwgcHdkKS8sLCQoQCkpXG4iCisJJChBUikgcmMgJEAgJF4K KworJChvYmopLyUuYTogJCQoJS1vYmpzKQorCXByaW50ZiAiICBBUiAgICAgICQoc3Vic3QgJChz aGVsbCBwd2QpLywsJChAKSlcbiIKKwkkKEFSKSByYyAkQCAkXgorCiskKG9iaikvaGVhZC5vOiAk KG9iaikvYXJjaC8kKEFSQ0hESVIteSkvaGVhZC5oZWFkLm8ubworCXByaW50ZiAiICBDUCAgICAg ICQoc3Vic3QgJChzaGVsbCBwd2QpLywsJChAKSlcbiIKKwljcCAkXiAkQAorCitpbnN0YWxsOiBy ZWFsLXRhcmdldAorCXByaW50ZiAiICBJTlNUQUxMICQoREVTVERJUikvbGlicGF5bG9hZC9saWJc biIKKwlpbnN0YWxsIC1tIDc1NSAtZCAkKERFU1RESVIpL2xpYnBheWxvYWQvbGliCisJZm9yIGxp YiBpbiAkKGxpYnJhcnktdGFyZ2V0cyk7IGRvIFwKKwkJaW5zdGFsbCAtbSA2NDQgJCRsaWIgJChE RVNURElSKS9saWJwYXlsb2FkL2xpYi87IFwKKwlkb25lCisJaW5zdGFsbCAtbSA2NDQgbGliL2xp YnBheWxvYWQubGRzY3JpcHQgJChERVNURElSKS9saWJwYXlsb2FkL2xpYi8KKwlpbnN0YWxsIC1t IDc1NSAtZCAkKERFU1RESVIpL2xpYnBheWxvYWQvbGliLyQoQVJDSERJUi15KQorCWluc3RhbGwg LW0gNjQ0ICQob2JqKS9oZWFkLm8gJChERVNURElSKS9saWJwYXlsb2FkL2xpYi8kKEFSQ0hESVIt eSkKKwlwcmludGYgIiAgSU5TVEFMTCAkKERFU1RESVIpL2xpYnBheWxvYWQvaW5jbHVkZVxuIgor CWluc3RhbGwgLW0gNzU1IC1kICQoREVTVERJUikvbGlicGF5bG9hZC9pbmNsdWRlCisJZm9yIGZp bGUgaW4gYGZpbmQgaW5jbHVkZSAtbmFtZSAqLmggLXR5cGUgZmA7IGRvIFwKKwkJaW5zdGFsbCAt bSA3NTUgLWQgJChERVNURElSKS9saWJwYXlsb2FkL2BkaXJuYW1lICQkZmlsZWA7IFwKKwkJaW5z dGFsbCAtbSA2NDQgJCRmaWxlICQoREVTVERJUikvbGlicGF5bG9hZC8kJGZpbGU7IFwKKwlkb25l CisJaW5zdGFsbCAtbSA2NDQgJChvYmopL2xpYnBheWxvYWQtY29uZmlnLmggJChERVNURElSKS9s aWJwYXlsb2FkL2luY2x1ZGUKKwlwcmludGYgIiAgSU5TVEFMTCAkKERFU1RESVIpL2xpYnBheWxv YWQvYmluXG4iCisJaW5zdGFsbCAtbSA3NTUgLWQgJChERVNURElSKS9saWJwYXlsb2FkL2Jpbgor CWluc3RhbGwgLW0gNzU1IGJpbi9scGdjYyAkKERFU1RESVIpL2xpYnBheWxvYWQvYmluCisJaW5z dGFsbCAtbSA3NTUgYmluL2xwYXMgJChERVNURElSKS9saWJwYXlsb2FkL2JpbgorCWluc3RhbGwg LW0gNjQ0IGJpbi9scC5mdW5jdGlvbnMgJChERVNURElSKS9saWJwYXlsb2FkL2JpbgorCWluc3Rh bGwgLW0gNjQ0IC5jb25maWcgJChERVNURElSKS9saWJwYXlsb2FkL2xpYnBheWxvYWQuY29uZmln CisKK2NsZWFuLWZvci11cGRhdGUtdGFyZ2V0OgorCXJtIC1mICQoYWRkc3VmZml4IC5hLCQoYWRk cHJlZml4ICQob2JqKS8sJChsaWJyYXJpZXMpKSkgJChvYmopL2xpYnBheWxvYWQuYQorCitjbGVh bi10YXJnZXQ6CitwcmVwYXJlOgpkaWZmIC0tZ2l0IGEvcGF5bG9hZHMvbGlicGF5bG9hZC9hcmNo L2kzODYvTWFrZWZpbGUuaW5jIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9hcmNoL2kzODYvTWFrZWZp bGUuaW5jCmluZGV4IDY0NjFiNzIuLjJiZTVlNTQgMTAwNjQ0Ci0tLSBhL3BheWxvYWRzL2xpYnBh eWxvYWQvYXJjaC9pMzg2L01ha2VmaWxlLmluYworKysgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2Fy Y2gvaTM4Ni9NYWtlZmlsZS5pbmMKQEAgLTI3LDkgKzI3LDEwIEBACiAjIyBTVUNIIERBTUFHRS4K ICMjCiAKLVRBUkdFVFMteSArPSBhcmNoL2kzODYvaGVhZC5TLm8gYXJjaC9pMzg2L21haW4ubyBh cmNoL2kzODYvc3lzaW5mby5vCi1UQVJHRVRTLXkgKz0gYXJjaC9pMzg2L3RpbWVyLm8gYXJjaC9p Mzg2L2NvcmVib290Lm8gYXJjaC9pMzg2L3V0aWwuUy5vCi1UQVJHRVRTLXkgKz0gYXJjaC9pMzg2 L2V4ZWMuUy5vIGFyY2gvaTM4Ni92aXJ0dWFsLm8KK2hlYWQuby15ICs9IGhlYWQuUworbGliYy15 ICs9IG1haW4uYyBzeXNpbmZvLmMKK2xpYmMteSArPSB0aW1lci5jIGNvcmVib290LmMgdXRpbC5T CitsaWJjLXkgKz0gZXhlYy5TIHZpcnR1YWwuYwogCiAjIE11bHRpYm9vdCBzdXBwb3J0IGlzIGNv bmZpZ3VyYWJsZQotVEFSR0VUUy0kKENPTkZJR19NVUxUSUJPT1QpICs9IGFyY2gvaTM4Ni9tdWx0 aWJvb3QubworbGliYy0kKENPTkZJR19NVUxUSUJPT1QpICs9IG11bHRpYm9vdC5jCmRpZmYgLS1n aXQgYS9wYXlsb2Fkcy9saWJwYXlsb2FkL2FyY2gvcG93ZXJwYy9NYWtlZmlsZS5pbmMgYi9wYXls b2Fkcy9saWJwYXlsb2FkL2FyY2gvcG93ZXJwYy9NYWtlZmlsZS5pbmMKaW5kZXggZGRmYjlmYi4u YmZiZWMyNyAxMDA2NDQKLS0tIGEvcGF5bG9hZHMvbGlicGF5bG9hZC9hcmNoL3Bvd2VycGMvTWFr ZWZpbGUuaW5jCisrKyBiL3BheWxvYWRzL2xpYnBheWxvYWQvYXJjaC9wb3dlcnBjL01ha2VmaWxl LmluYwpAQCAtMjcsNyArMjcsOCBAQAogIyMgU1VDSCBEQU1BR0UuCiAjIwogCi1UQVJHRVRTLXkg Kz0gYXJjaC9wb3dlcnBjL2hlYWQuUy5vIGFyY2gvcG93ZXJwYy9tYWluLm8gYXJjaC9wb3dlcnBj L3N5c2luZm8ubwotVEFSR0VUUy15ICs9IGFyY2gvcG93ZXJwYy90aW1lci5vIGFyY2gvcG93ZXJw Yy9jb3JlYm9vdC5vIGFyY2gvcG93ZXJwYy91dGlsLlMubwotVEFSR0VUUy15ICs9IGFyY2gvcG93 ZXJwYy9leGVjLlMubyBhcmNoL3Bvd2VycGMvdmlydHVhbC5vCitoZWFkLm8teSA6PSBoZWFkLlMK K2xpYmMteSArPSBtYWluLmMgc3lzaW5mby5jCitsaWJjLXkgKz0gdGltZXIuYyBjb3JlYm9vdC5j IHV0aWwuUy5jCitsaWJjLXkgKz0gZXhlYy5TIHZpcnR1YWwuYwogCmRpZmYgLS1naXQgYS9wYXls b2Fkcy9saWJwYXlsb2FkL2NyeXB0by9NYWtlZmlsZS5pbmMgYi9wYXlsb2Fkcy9saWJwYXlsb2Fk L2NyeXB0by9NYWtlZmlsZS5pbmMKaW5kZXggOGQ5ZjA4Mi4uMzk5NjcyOCAxMDA2NDQKLS0tIGEv cGF5bG9hZHMvbGlicGF5bG9hZC9jcnlwdG8vTWFrZWZpbGUuaW5jCisrKyBiL3BheWxvYWRzL2xp YnBheWxvYWQvY3J5cHRvL01ha2VmaWxlLmluYwpAQCAtMjcsNCArMjcsNCBAQAogIyMgU1VDSCBE QU1BR0UuCiAjIwogCi1UQVJHRVRTLXkgKz0gY3J5cHRvL3NoYTEubworbGliYy15ICs9IHNoYTEu YwpkaWZmIC0tZ2l0IGEvcGF5bG9hZHMvbGlicGF5bG9hZC9jdXJzZXMvTWFrZWZpbGUuaW5jIGIv cGF5bG9hZHMvbGlicGF5bG9hZC9jdXJzZXMvTWFrZWZpbGUuaW5jCmluZGV4IDdkNTU5N2MuLjQ0 ZTNhYjcgMTAwNjQ0Ci0tLSBhL3BheWxvYWRzL2xpYnBheWxvYWQvY3Vyc2VzL01ha2VmaWxlLmlu YworKysgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2N1cnNlcy9NYWtlZmlsZS5pbmMKQEAgLTI3LDYg KzI3LDggQEAKICMjIFNVQ0ggREFNQUdFLgogIyMKIAotVEFSR0VUUy0kKENPTkZJR19USU5ZQ1VS U0VTKSArPSBjdXJzZXMva2V5Ym9hcmQubwotVEFSR0VUUy0kKENPTkZJR19USU5ZQ1VSU0VTKSAr PSBjdXJzZXMvdGlueWN1cnNlcy5vCi1UQVJHRVRTLSQoQ09ORklHX1RJTllDVVJTRVMpICs9IGN1 cnNlcy9jb2xvcnMubworc3ViZGlycy15IDo9IGxpYmZvcm0gbGlicGFuZWwgbGlibWVudQorCits aWJjdXJzZXMtJChDT05GSUdfVElOWUNVUlNFUykgKz0ga2V5Ym9hcmQuYworbGliY3Vyc2VzLSQo Q09ORklHX1RJTllDVVJTRVMpICs9IHRpbnljdXJzZXMuYworbGliY3Vyc2VzLSQoQ09ORklHX1RJ TllDVVJTRVMpICs9IGNvbG9ycy5jCmRpZmYgLS1naXQgYS9wYXlsb2Fkcy9saWJwYXlsb2FkL2Ry aXZlcnMvTWFrZWZpbGUuaW5jIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9kcml2ZXJzL01ha2VmaWxl LmluYwppbmRleCBlOTQ5NmE2Li4zNjBhMjU4IDEwMDY0NAotLS0gYS9wYXlsb2Fkcy9saWJwYXls b2FkL2RyaXZlcnMvTWFrZWZpbGUuaW5jCisrKyBiL3BheWxvYWRzL2xpYnBheWxvYWQvZHJpdmVy cy9NYWtlZmlsZS5pbmMKQEAgLTI5LDQ1ICsyOSw0NSBAQAogIyMgU1VDSCBEQU1BR0UuCiAjIwog Ci1UQVJHRVRTLSQoQ09ORklHX1BDSSkgKz0gZHJpdmVycy9wY2kubworbGliYy0kKENPTkZJR19Q Q0kpICs9IHBjaS5jCiAKLVRBUkdFVFMtJChDT05GSUdfU1BFQUtFUikgKz0gZHJpdmVycy9zcGVh a2VyLm8KK2xpYmMtJChDT05GSUdfU1BFQUtFUikgKz0gc3BlYWtlci5jCiAKLVRBUkdFVFMtJChD T05GSUdfU0VSSUFMX0NPTlNPTEUpICs9IGRyaXZlcnMvc2VyaWFsLm8KK2xpYmMtJChDT05GSUdf U0VSSUFMX0NPTlNPTEUpICs9IHNlcmlhbC5jCiAKLVRBUkdFVFMtJChDT05GSUdfUENfS0VZQk9B UkQpICs9IGRyaXZlcnMva2V5Ym9hcmQubworbGliYy0kKENPTkZJR19QQ19LRVlCT0FSRCkgKz0g a2V5Ym9hcmQuYwogCi1UQVJHRVRTLSQoQ09ORklHX05WUkFNKSArPSBkcml2ZXJzL252cmFtLm8K LVRBUkdFVFMtJChDT05GSUdfTlZSQU0pICs9IGRyaXZlcnMvb3B0aW9ucy5vCitsaWJjLSQoQ09O RklHX05WUkFNKSArPSBudnJhbS5jCitsaWJjLSQoQ09ORklHX05WUkFNKSArPSBvcHRpb25zLmMK IAogIyBWaWRlbyBjb25zb2xlIGRyaXZlcnMKLVRBUkdFVFMtJChDT05GSUdfVklERU9fQ09OU09M RSkgKz0gZHJpdmVycy92aWRlby92aWRlby5vCi1UQVJHRVRTLSQoQ09ORklHX1ZHQV9WSURFT19D T05TT0xFKSArPSBkcml2ZXJzL3ZpZGVvL3ZnYS5vCitsaWJjLSQoQ09ORklHX1ZJREVPX0NPTlNP TEUpICs9IHZpZGVvL3ZpZGVvLmMKK2xpYmMtJChDT05GSUdfVkdBX1ZJREVPX0NPTlNPTEUpICs9 IHZpZGVvL3ZnYS5jCiAKICMgR2VvZGUgTFggY29uc29sZSBkcml2ZXJzCi1UQVJHRVRTLSQoQ09O RklHX0dFT0RFTFhfVklERU9fQ09OU09MRSkgKz0gZHJpdmVycy92aWRlby9nZW9kZWx4Lm8KLVRB UkdFVFMtJChDT05GSUdfR0VPREVMWF9WSURFT19DT05TT0xFKSArPSBkcml2ZXJzL3ZpZGVvL2Zv bnQ4eDE2Lm8KK2xpYmMtJChDT05GSUdfR0VPREVMWF9WSURFT19DT05TT0xFKSArPSB2aWRlby9n ZW9kZWx4LmMKK2xpYmMtJChDT05GSUdfR0VPREVMWF9WSURFT19DT05TT0xFKSArPSB2aWRlby9m b250OHgxNi5jCiAKICMgY29yZWJvb3QgZ2VuZXJpYyBmcmFtZWJ1ZmZlciBkcml2ZXIKLVRBUkdF VFMtJChDT05GSUdfQ09SRUJPT1RfVklERU9fQ09OU09MRSkgKz0gZHJpdmVycy92aWRlby9jb3Jl Ym9vdGZiLm8KLVRBUkdFVFMtJChDT05GSUdfQ09SRUJPT1RfVklERU9fQ09OU09MRSkgKz0gZHJp dmVycy92aWRlby9mb250OHgxNi5vCitsaWJjLSQoQ09ORklHX0NPUkVCT09UX1ZJREVPX0NPTlNP TEUpICs9IHZpZGVvL2NvcmVib290ZmIuYworbGliYy0kKENPTkZJR19DT1JFQk9PVF9WSURFT19D T05TT0xFKSArPSB2aWRlby9mb250OHgxNi5jCiAKICMgVVNCIHN0YWNrCi1UQVJHRVRTLSQoQ09O RklHX1VTQikgKz0gZHJpdmVycy91c2IvdXNiaW5pdC5vCi1UQVJHRVRTLSQoQ09ORklHX1VTQikg Kz0gZHJpdmVycy91c2IvdXNiLm8KLVRBUkdFVFMtJChDT05GSUdfVVNCKSArPSBkcml2ZXJzL3Vz Yi91c2JfZGV2Lm8KLVRBUkdFVFMtJChDT05GSUdfVVNCKSArPSBkcml2ZXJzL3VzYi9xdWlya3Mu bwotVEFSR0VUUy0kKENPTkZJR19VU0JfSFVCKSArPSBkcml2ZXJzL3VzYi91c2JodWIubwotVEFS R0VUUy0kKENPTkZJR19VU0JfVUhDSSkgKz0gZHJpdmVycy91c2IvdWhjaS5vCi1UQVJHRVRTLSQo Q09ORklHX1VTQl9VSENJKSArPSBkcml2ZXJzL3VzYi91aGNpX3JoLm8KLVRBUkdFVFMtJChDT05G SUdfVVNCX09IQ0kpICs9IGRyaXZlcnMvdXNiL29oY2kubwotVEFSR0VUUy0kKENPTkZJR19VU0Jf T0hDSSkgKz0gZHJpdmVycy91c2Ivb2hjaV9yaC5vCi1UQVJHRVRTLSQoQ09ORklHX1VTQl9FSENJ KSArPSBkcml2ZXJzL3VzYi9laGNpLm8KLVRBUkdFVFMtJChDT05GSUdfVVNCX0VIQ0kpICs9IGRy aXZlcnMvdXNiL2VoY2lfcmgubwotVEFSR0VUUy0kKENPTkZJR19VU0JfWEhDSSkgKz0gZHJpdmVy cy91c2IveGhjaS5vCi1UQVJHRVRTLSQoQ09ORklHX1VTQl9YSENJKSArPSBkcml2ZXJzL3VzYi94 aGNpX3JoLm8KLVRBUkdFVFMtJChDT05GSUdfVVNCX0hJRCkgKz0gZHJpdmVycy91c2IvdXNiaGlk Lm8KLVRBUkdFVFMtJChDT05GSUdfVVNCX01TQykgKz0gZHJpdmVycy91c2IvdXNibXNjLm8KK2xp YmMtJChDT05GSUdfVVNCKSArPSB1c2IvdXNiaW5pdC5jCitsaWJjLSQoQ09ORklHX1VTQikgKz0g dXNiL3VzYi5jCitsaWJjLSQoQ09ORklHX1VTQikgKz0gdXNiL3VzYl9kZXYuYworbGliYy0kKENP TkZJR19VU0IpICs9IHVzYi9xdWlya3MuYworbGliYy0kKENPTkZJR19VU0JfSFVCKSArPSB1c2Iv dXNiaHViLmMKK2xpYmMtJChDT05GSUdfVVNCX1VIQ0kpICs9IHVzYi91aGNpLmMKK2xpYmMtJChD T05GSUdfVVNCX1VIQ0kpICs9IHVzYi91aGNpX3JoLmMKK2xpYmMtJChDT05GSUdfVVNCX09IQ0kp ICs9IHVzYi9vaGNpLmMKK2xpYmMtJChDT05GSUdfVVNCX09IQ0kpICs9IHVzYi9vaGNpX3JoLmMK K2xpYmMtJChDT05GSUdfVVNCX0VIQ0kpICs9IHVzYi9laGNpLmMKK2xpYmMtJChDT05GSUdfVVNC X0VIQ0kpICs9IHVzYi9laGNpX3JoLmMKK2xpYmMtJChDT05GSUdfVVNCX1hIQ0kpICs9IHVzYi94 aGNpLmMKK2xpYmMtJChDT05GSUdfVVNCX1hIQ0kpICs9IHVzYi94aGNpX3JoLmMKK2xpYmMtJChD T05GSUdfVVNCX0hJRCkgKz0gdXNiL3VzYmhpZC5jCitsaWJjLSQoQ09ORklHX1VTQl9NU0MpICs9 IHVzYi91c2Jtc2MuYwogCiAjIHVzZWQgYnkgYm90aCBVU0IgSElEIGFuZCBrZXlib2FyZAotVEFS R0VUUy15ICs9IGRyaXZlcnMvaGlkLm8KK2xpYmMteSArPSBoaWQuYwpkaWZmIC0tZ2l0IGEvcGF5 bG9hZHMvbGlicGF5bG9hZC9saWJjL01ha2VmaWxlLmluYyBiL3BheWxvYWRzL2xpYnBheWxvYWQv bGliYy9NYWtlZmlsZS5pbmMKaW5kZXggZDYyOWNjYy4uNGVjMmEwMiAxMDA2NDQKLS0tIGEvcGF5 bG9hZHMvbGlicGF5bG9hZC9saWJjL01ha2VmaWxlLmluYworKysgYi9wYXlsb2Fkcy9saWJwYXls b2FkL2xpYmMvTWFrZWZpbGUuaW5jCkBAIC0yOCwxMiArMjgsMTIgQEAKICMjIFNVQ0ggREFNQUdF LgogIyMKIAotVEFSR0VUUy0kKENPTkZJR19MSUJDKSArPSBsaWJjL21hbGxvYy5vIGxpYmMvcHJp bnRmLm8gbGliYy9jb25zb2xlLm8gbGliYy9zdHJpbmcubwotVEFSR0VUUy0kKENPTkZJR19MSUJD KSArPSBsaWJjL21lbW9yeS5vIGxpYmMvY3R5cGUubyBsaWJjL2lwY2hlY2tzdW0ubyBsaWJjL2xp Yi5vCi1UQVJHRVRTLSQoQ09ORklHX0xJQkMpICs9IGxpYmMvcmFuZC5vIGxpYmMvdGltZS5vIGxp YmMvZXhlYy5vCi1UQVJHRVRTLSQoQ09ORklHX0xJQkMpICs9IGxpYmMvcmVhZGxpbmUubyBsaWJj L2dldG9wdF9sb25nLm8gbGliYy9zeXNpbmZvLm8KLVRBUkdFVFMtJChDT05GSUdfTElCQykgKz0g bGliYy9hcmdzLm8gbGliYy9zdHJpbmdzLm8KK2xpYmMtJChDT05GSUdfTElCQykgKz0gbWFsbG9j LmMgcHJpbnRmLmMgY29uc29sZS5jIHN0cmluZy5jCitsaWJjLSQoQ09ORklHX0xJQkMpICs9IG1l bW9yeS5jIGN0eXBlLmMgaXBjaGVja3N1bS5jIGxpYi5jCitsaWJjLSQoQ09ORklHX0xJQkMpICs9 IHJhbmQuYyB0aW1lLmMgZXhlYy5jCitsaWJjLSQoQ09ORklHX0xJQkMpICs9IHJlYWRsaW5lLmMg Z2V0b3B0X2xvbmcuYyBzeXNpbmZvLmMKK2xpYmMtJChDT05GSUdfTElCQykgKz0gYXJncy5jIHN0 cmluZ3MuYwogCiAjIHNob3VsZCBiZSBtb3ZlZCB0byBjb3JlYm9vdCBkaXJlY3RvcnkKLVRBUkdF VFMtJChDT05GSUdfTEFSKSArPSBsaWJjL2xhci5vCi0jVEFSR0VUUy0kKENPTkZJR19DQkZTKSAr PSBsaWJjL2NiZnMubworbGliYy0kKENPTkZJR19MQVIpICs9IGxhci5jCisjbGliYy0kKENPTkZJ R19DQkZTKSArPSBjYmZzLmMKZGlmZiAtLWdpdCBhL3BheWxvYWRzL2xpYnBheWxvYWQvbGlicGNp L01ha2VmaWxlLmluYyBiL3BheWxvYWRzL2xpYnBheWxvYWQvbGlicGNpL01ha2VmaWxlLmluYwpp bmRleCA1YzNjM2VhLi5mNTQyYWNiIDEwMDY0NAotLS0gYS9wYXlsb2Fkcy9saWJwYXlsb2FkL2xp YnBjaS9NYWtlZmlsZS5pbmMKKysrIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9saWJwY2kvTWFrZWZp bGUuaW5jCkBAIC0yNyw0ICsyNyw0IEBACiAjIyBTVUNIIERBTUFHRS4KICMjCiAKLVRBUkdFVFMt eSArPSBsaWJwY2kvbGlicGNpLm8KK2xpYnBjaS15ICs9IGxpYnBjaS5jCi0tIAoxLjcuNC40Cgo= Content-Transfer-Encoding: base64 Content-Type: text/x-c; charset=us-ascii; charset=UTF-8; name=0002-Reduce-warnings-errors-in-libpayload-when-using-pick.patch Content-Disposition: attachment; filename=0002-Reduce-warnings-errors-in-libpayload-when-using-pick.patch UmVkdWNlIHdhcm5pbmdzL2Vycm9ycyBpbiBsaWJwYXlsb2FkIHdoZW4gdXNpbmcgcGlja3kgY29t cGlsZXIgb3B0aW9ucwoKU2lnbmVkLW9mZi1ieTogUGF0cmljayBHZW9yZ2kgPHBhdHJpY2tAZ2Vv cmdpLWNsYW4uZGU+Ci0tLQogcGF5bG9hZHMvbGlicGF5bG9hZC9Db25maWcuaW4gICAgICAgICAg ICAgICB8ICAgIDQgKysrKwogcGF5bG9hZHMvbGlicGF5bG9hZC9hcmNoL2kzODYvY29yZWJvb3Qu YyAgICB8ICAgIDIgKy0KIHBheWxvYWRzL2xpYnBheWxvYWQvYXJjaC9pMzg2L21haW4uYyAgICAg ICAgfCAgICAxICsKIHBheWxvYWRzL2xpYnBheWxvYWQvYXJjaC9pMzg2L211bHRpYm9vdC5jICAg fCAgICA0ICsrLS0KIHBheWxvYWRzL2xpYnBheWxvYWQvYXJjaC9pMzg2L3ZpcnR1YWwuYyAgICAg fCAgICAxICsKIHBheWxvYWRzL2xpYnBheWxvYWQvYXJjaC9wb3dlcnBjL2NvcmVib290LmMgfCAg ICAyICstCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2FyY2gvcG93ZXJwYy9tYWluLmMgICAgIHwgICAg MSArCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2FyY2gvcG93ZXJwYy92aXJ0dWFsLmMgIHwgICAgMSAr CiBwYXlsb2Fkcy9saWJwYXlsb2FkL2N1cnNlcy9rZXlib2FyZC5jICAgICAgIHwgICAyMCArKysr KysrKysrLS0tLS0tLS0tLQogcGF5bG9hZHMvbGlicGF5bG9hZC9jdXJzZXMvdGlueWN1cnNlcy5j ICAgICB8ICAgIDIgKy0KIHBheWxvYWRzL2xpYnBheWxvYWQvZHJpdmVycy9rZXlib2FyZC5jICAg ICAgfCAgIDE0ICsrKysrKystLS0tLS0tCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2RyaXZlcnMvc2Vy aWFsLmMgICAgICAgIHwgICAgMiArLQogcGF5bG9hZHMvbGlicGF5bG9hZC9kcml2ZXJzL3VzYi91 aGNpLmMgICAgICB8ICAgIDIgKy0KIHBheWxvYWRzL2xpYnBheWxvYWQvZHJpdmVycy91c2IvdXNi aGlkLmMgICAgfCAgIDEyICsrKysrKy0tLS0tLQogcGF5bG9hZHMvbGlicGF5bG9hZC9pbmNsdWRl L2xpYnBheWxvYWQuaCAgICB8ICAgIDEgKwogcGF5bG9hZHMvbGlicGF5bG9hZC9saWJjL2dldG9w dF9sb25nLmMgICAgICB8ICAgIDQgKy0tLQogcGF5bG9hZHMvbGlicGF5bG9hZC9saWJjL3ByaW50 Zi5jICAgICAgICAgICB8ICAgIDIgKy0KIHBheWxvYWRzL2xpYnBheWxvYWQvbGliYy9zdHJpbmdz LmMgICAgICAgICAgfCAgICAyICsrCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2xpYmMvc3lzaW5mby5j ICAgICAgICAgIHwgICAgMiAtLQogcGF5bG9hZHMvbGlicGF5bG9hZC9saWJwY2kvbGlicGNpLmMg ICAgICAgICB8ICAgMTAgKysrKysrLS0tLQogMjAgZmlsZXMgY2hhbmdlZCwgNDkgaW5zZXJ0aW9u cygrKSwgNDAgZGVsZXRpb25zKC0pCgpkaWZmIC0tZ2l0IGEvcGF5bG9hZHMvbGlicGF5bG9hZC9D b25maWcuaW4gYi9wYXlsb2Fkcy9saWJwYXlsb2FkL0NvbmZpZy5pbgppbmRleCAwYTkyNjVkLi5m ZTUzNDAwIDEwMDY0NAotLS0gYS9wYXlsb2Fkcy9saWJwYXlsb2FkL0NvbmZpZy5pbgorKysgYi9w YXlsb2Fkcy9saWJwYXlsb2FkL0NvbmZpZy5pbgpAQCAtNzMsNiArNzMsMTAgQEAgY29uZmlnIFRB UkdFVF9QT1dFUlBDCiAKIGVuZGNob2ljZQogCitjb25maWcgTUVNTUFQX1JBTV9PTkxZCisJYm9v bCAiT25seSBjb25zaWRlciBSQU0gZW50cmllcyBpbiBtZW1vcnkgbWFwIGZvciBmdXJ0aGVyIHBy b2Nlc3NpbmciCisJZGVmYXVsdCBuCisKIGNvbmZpZyBNVUxUSUJPT1QKIAlib29sICJNdWx0aWJv b3QgaGVhZGVyIHN1cHBvcnQiCiAJZGVwZW5kcyBvbiBUQVJHRVRfSTM4NgpkaWZmIC0tZ2l0IGEv cGF5bG9hZHMvbGlicGF5bG9hZC9hcmNoL2kzODYvY29yZWJvb3QuYyBiL3BheWxvYWRzL2xpYnBh eWxvYWQvYXJjaC9pMzg2L2NvcmVib290LmMKaW5kZXggODQ0MTkwMy4uZTNjOTQ0ZCAxMDA2NDQK LS0tIGEvcGF5bG9hZHMvbGlicGF5bG9hZC9hcmNoL2kzODYvY29yZWJvb3QuYworKysgYi9wYXls b2Fkcy9saWJwYXlsb2FkL2FyY2gvaTM4Ni9jb3JlYm9vdC5jCkBAIC01Nyw3ICs1Nyw3IEBAIHN0 YXRpYyB2b2lkIGNiX3BhcnNlX21lbW9yeSh1bnNpZ25lZCBjaGFyICpwdHIsIHN0cnVjdCBzeXNp bmZvX3QgKmluZm8pCiAJCXN0cnVjdCBjYl9tZW1vcnlfcmFuZ2UgKnJhbmdlID0KIAkJICAgIChz dHJ1Y3QgY2JfbWVtb3J5X3JhbmdlICopTUVNX1JBTkdFX1BUUihtZW0sIGkpOwogCi0jaWYgTUVN TUFQX1JBTV9PTkxZCisjaWZkZWYgQ09ORklHX01FTU1BUF9SQU1fT05MWQogCQlpZiAocmFuZ2Ut PnR5cGUgIT0gQ0JfTUVNX1JBTSkKIAkJCWNvbnRpbnVlOwogI2VuZGlmCmRpZmYgLS1naXQgYS9w YXlsb2Fkcy9saWJwYXlsb2FkL2FyY2gvaTM4Ni9tYWluLmMgYi9wYXlsb2Fkcy9saWJwYXlsb2Fk L2FyY2gvaTM4Ni9tYWluLmMKaW5kZXggNDhkNmVmNS4uMzc4YzZmMyAxMDA2NDQKLS0tIGEvcGF5 bG9hZHMvbGlicGF5bG9hZC9hcmNoL2kzODYvbWFpbi5jCisrKyBiL3BheWxvYWRzL2xpYnBheWxv YWQvYXJjaC9pMzg2L21haW4uYwpAQCAtNDEsNiArNDEsNyBAQCBjaGFyICptYWluX2FyZ3ZbTUFY X0FSR0NfQ09VTlRdOwogICogVGhpcyBpcyBvdXIgQyBlbnRyeSBmdW5jdGlvbiAtIHNldCB1cCB0 aGUgc3lzdGVtCiAgKiBhbmQganVtcCBpbnRvIHRoZSBwYXlsb2FkIGVudHJ5IHBvaW50LgogICov Cit2b2lkIHN0YXJ0X21haW4odm9pZCk7CiB2b2lkIHN0YXJ0X21haW4odm9pZCkKIHsKIAlleHRl cm4gaW50IG1haW4oaW50IGFyZ2MsIGNoYXIgKiphcmd2KTsKZGlmZiAtLWdpdCBhL3BheWxvYWRz L2xpYnBheWxvYWQvYXJjaC9pMzg2L211bHRpYm9vdC5jIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9h cmNoL2kzODYvbXVsdGlib290LmMKaW5kZXggODI3MzZiMS4uZmEwYzU3NiAxMDA2NDQKLS0tIGEv cGF5bG9hZHMvbGlicGF5bG9hZC9hcmNoL2kzODYvbXVsdGlib290LmMKKysrIGIvcGF5bG9hZHMv bGlicGF5bG9hZC9hcmNoL2kzODYvbXVsdGlib290LmMKQEAgLTQ1LDcgKzQ1LDcgQEAgc3RhdGlj IHZvaWQgbWJfcGFyc2VfbW1hcChzdHJ1Y3QgbXVsdGlib290X2hlYWRlciAqdGFibGUsCiAJd2hp bGUocHRyIDwgKHN0YXJ0ICsgdGFibGUtPm1tYXBfbGVuZ3RoKSkgewogCQlzdHJ1Y3QgbXVsdGli b290X21tYXAgKm1tYXAgPSAoc3RydWN0IG11bHRpYm9vdF9tbWFwICopIHB0cjsKIAotI2lmIE1F TU1BUF9SQU1fT05MWQorI2lmZGVmIENPTkZJR19NRU1NQVBfUkFNX09OTFkKIAkJLyogMSA9PSBu b3JtYWwgUkFNLiAgSWdub3JlIGV2ZXJ5dGhpbmcgZWxzZSBmb3Igbm93ICovCiAKIAkJaWYgKG1t YXAtPnR5cGUgPT0gMSkgewpAQCAtNTYsNyArNTYsNyBAQCBzdGF0aWMgdm9pZCBtYl9wYXJzZV9t bWFwKHN0cnVjdCBtdWx0aWJvb3RfaGVhZGVyICp0YWJsZSwKIAogCQkJaWYgKCsraW5mby0+bl9t ZW1yYW5nZXMgPT0gU1lTSU5GT19NQVhfTUVNX1JBTkdFUykKIAkJCQlyZXR1cm47Ci0jaWYgTUVN TUFQX1JBTV9PTkxZCisjaWZkZWYgQ09ORklHX01FTU1BUF9SQU1fT05MWQogCQl9CiAjZW5kaWYK IApkaWZmIC0tZ2l0IGEvcGF5bG9hZHMvbGlicGF5bG9hZC9hcmNoL2kzODYvdmlydHVhbC5jIGIv cGF5bG9hZHMvbGlicGF5bG9hZC9hcmNoL2kzODYvdmlydHVhbC5jCmluZGV4IDI1NmJmYzIuLjU5 NzY4ZGIgMTAwNjQ0Ci0tLSBhL3BheWxvYWRzL2xpYnBheWxvYWQvYXJjaC9pMzg2L3ZpcnR1YWwu YworKysgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2FyY2gvaTM4Ni92aXJ0dWFsLmMKQEAgLTI3LDYg KzI3LDcgQEAKICAqIFNVQ0ggREFNQUdFLgogICovCiAKKyNpbmNsdWRlIDx1bmlzdGQuaD4KIAog dW5zaWduZWQgbG9uZyB2aXJ0dWFsX29mZnNldCA9IDA7CiAKZGlmZiAtLWdpdCBhL3BheWxvYWRz L2xpYnBheWxvYWQvYXJjaC9wb3dlcnBjL2NvcmVib290LmMgYi9wYXlsb2Fkcy9saWJwYXlsb2Fk L2FyY2gvcG93ZXJwYy9jb3JlYm9vdC5jCmluZGV4IDk1ZDhmMTYuLmVlMTg0MmMgMTAwNjQ0Ci0t LSBhL3BheWxvYWRzL2xpYnBheWxvYWQvYXJjaC9wb3dlcnBjL2NvcmVib290LmMKKysrIGIvcGF5 bG9hZHMvbGlicGF5bG9hZC9hcmNoL3Bvd2VycGMvY29yZWJvb3QuYwpAQCAtNTcsNyArNTcsNyBA QCBzdGF0aWMgdm9pZCBjYl9wYXJzZV9tZW1vcnkodW5zaWduZWQgY2hhciAqcHRyLCBzdHJ1Y3Qg c3lzaW5mb190ICppbmZvKQogCQlzdHJ1Y3QgY2JfbWVtb3J5X3JhbmdlICpyYW5nZSA9CiAJCSAg ICAoc3RydWN0IGNiX21lbW9yeV9yYW5nZSAqKU1FTV9SQU5HRV9QVFIobWVtLCBpKTsKIAotI2lm IE1FTU1BUF9SQU1fT05MWQorI2lmZGVmIENPTkZJR19NRU1NQVBfUkFNX09OTFkKIAkJaWYgKHJh bmdlLT50eXBlICE9IENCX01FTV9SQU0pCiAJCQljb250aW51ZTsKICNlbmRpZgpkaWZmIC0tZ2l0 IGEvcGF5bG9hZHMvbGlicGF5bG9hZC9hcmNoL3Bvd2VycGMvbWFpbi5jIGIvcGF5bG9hZHMvbGli cGF5bG9hZC9hcmNoL3Bvd2VycGMvbWFpbi5jCmluZGV4IDQ4ZDZlZjUuLjM3OGM2ZjMgMTAwNjQ0 Ci0tLSBhL3BheWxvYWRzL2xpYnBheWxvYWQvYXJjaC9wb3dlcnBjL21haW4uYworKysgYi9wYXls b2Fkcy9saWJwYXlsb2FkL2FyY2gvcG93ZXJwYy9tYWluLmMKQEAgLTQxLDYgKzQxLDcgQEAgY2hh ciAqbWFpbl9hcmd2W01BWF9BUkdDX0NPVU5UXTsKICAqIFRoaXMgaXMgb3VyIEMgZW50cnkgZnVu Y3Rpb24gLSBzZXQgdXAgdGhlIHN5c3RlbQogICogYW5kIGp1bXAgaW50byB0aGUgcGF5bG9hZCBl bnRyeSBwb2ludC4KICAqLwordm9pZCBzdGFydF9tYWluKHZvaWQpOwogdm9pZCBzdGFydF9tYWlu KHZvaWQpCiB7CiAJZXh0ZXJuIGludCBtYWluKGludCBhcmdjLCBjaGFyICoqYXJndik7CmRpZmYg LS1naXQgYS9wYXlsb2Fkcy9saWJwYXlsb2FkL2FyY2gvcG93ZXJwYy92aXJ0dWFsLmMgYi9wYXls b2Fkcy9saWJwYXlsb2FkL2FyY2gvcG93ZXJwYy92aXJ0dWFsLmMKaW5kZXggNjMxMmFlMS4uNmZm NTg4YyAxMDA2NDQKLS0tIGEvcGF5bG9hZHMvbGlicGF5bG9hZC9hcmNoL3Bvd2VycGMvdmlydHVh bC5jCisrKyBiL3BheWxvYWRzL2xpYnBheWxvYWQvYXJjaC9wb3dlcnBjL3ZpcnR1YWwuYwpAQCAt MjcsNiArMjcsNyBAQAogICogU1VDSCBEQU1BR0UuCiAgKi8KIAorI2luY2x1ZGUgPHVuaXN0ZC5o PgogCiB1bnNpZ25lZCBsb25nIHZpcnR1YWxfb2Zmc2V0ID0gMDsKIApkaWZmIC0tZ2l0IGEvcGF5 bG9hZHMvbGlicGF5bG9hZC9jdXJzZXMva2V5Ym9hcmQuYyBiL3BheWxvYWRzL2xpYnBheWxvYWQv Y3Vyc2VzL2tleWJvYXJkLmMKaW5kZXggYTc1MDY3NS4uN2ViYjA0ZiAxMDA2NDQKLS0tIGEvcGF5 bG9hZHMvbGlicGF5bG9hZC9jdXJzZXMva2V5Ym9hcmQuYworKysgYi9wYXlsb2Fkcy9saWJwYXls b2FkL2N1cnNlcy9rZXlib2FyZC5jCkBAIC03MSw3ICs3MSw3IEBAIHN0YXRpYyBpbnQgZ2V0a2V5 c2VxKGNoYXIgKmJ1ZmZlciwgaW50IGxlbiwgaW50IG1heCkKIH0KIAogc3RhdGljIHN0cnVjdCB7 Ci0JY2hhciAqc2VxOworCWNvbnN0IGNoYXIgKnNlcTsKIAlpbnQga2V5OwogfSBlc2NhcGVfY29k ZXNbXSA9IHsKIAl7ICJbQSIsIEtFWV9VUCB9LApAQCAtMTA5LDcgKzEwOSw3IEBAIHN0YXRpYyBp bnQgaGFuZGxlX2VzY2FwZSh2b2lkKQogCQlyZXR1cm4gMjc7CiAKIAlmb3IoaSA9IDA7IGVzY2Fw ZV9jb2Rlc1tpXS5zZXEgIT0gTlVMTDsgaSsrKSB7Ci0JCWNoYXIgKnAgPSBlc2NhcGVfY29kZXNb aV0uc2VxOworCQljb25zdCBjaGFyICpwID0gZXNjYXBlX2NvZGVzW2ldLnNlcTsKIAogCQlmb3Io dCA9IDA7IHQgPCBsZW47IHQrKykgewogCQkJaWYgKCEqcCB8fCAqcCAhPSBidWZmZXJbdF0pCkBA IC0xNDQsNyArMTQ0LDcgQEAgc3RhdGljIGludCBjb29rX3NlcmlhbCh1bnNpZ25lZCBjaGFyIGNo KQogCiAvKiA9PT09PT09PT09PT09PT09IEtleWJvYXJkID09PT09PT09PT09PT09PT0gKi8KIAot c3RhdGljIGludCBjdXJzZXNfZ2V0Y2hhcihpbnQgZGVsYXkpCitzdGF0aWMgaW50IGN1cnNlc19n ZXRjaGFyKGludCBfZGVsYXkpCiB7CiAjaWYgZGVmaW5lZChDT05GSUdfVVNCX0hJRCkgfHwgZGVm aW5lZChDT05GSUdfUENfS0VZQk9BUkQpIHx8IGRlZmluZWQoQ09ORklHX1NFUklBTF9DT05TT0xF KQogCXVuc2lnbmVkIHNob3J0IGM7CkBAIC0xNzUsMTIgKzE3NSwxMiBAQCBzdGF0aWMgaW50IGN1 cnNlc19nZXRjaGFyKGludCBkZWxheSkKIAkJfQogI2VuZGlmCiAKLQkJaWYgKGRlbGF5ID09IDAp CisJCWlmIChfZGVsYXkgPT0gMCkKIAkJCWJyZWFrOwogCi0JCWlmIChkZWxheSA+IDApIHsKKwkJ aWYgKF9kZWxheSA+IDApIHsKIAkJCW1kZWxheSgxKTsKLQkJCWRlbGF5LS07CisJCQlfZGVsYXkt LTsKIAkJfQogCiAKQEAgLTE5MywxNCArMTkzLDE0IEBAIHN0YXRpYyBpbnQgY3Vyc2VzX2dldGNo YXIoaW50IGRlbGF5KQogCiBpbnQgd2dldGNoKFdJTkRPVyAqd2luKQogewotCWludCBkZWxheSA9 IC0xOworCWludCBfZGVsYXkgPSAtMTsKIAogCWlmIChfaGFsZmRlbGF5KQotCQlkZWxheSA9IF9o YWxmZGVsYXk7CisJCV9kZWxheSA9IF9oYWxmZGVsYXk7CiAJZWxzZQotCQlkZWxheSA9IHdpbi0+ X2RlbGF5OworCQlfZGVsYXkgPSB3aW4tPl9kZWxheTsKIAotCXJldHVybiBjdXJzZXNfZ2V0Y2hh cihkZWxheSk7CisJcmV0dXJuIGN1cnNlc19nZXRjaGFyKF9kZWxheSk7CiB9CiAKIGludCBub2Rl bGF5KFdJTkRPVyAqd2luLCBOQ1VSU0VTX0JPT0wgZmxhZykKZGlmZiAtLWdpdCBhL3BheWxvYWRz L2xpYnBheWxvYWQvY3Vyc2VzL3RpbnljdXJzZXMuYyBiL3BheWxvYWRzL2xpYnBheWxvYWQvY3Vy c2VzL3RpbnljdXJzZXMuYwppbmRleCBjYjFkNjk1Li40ZDNlOGUxIDEwMDY0NAotLS0gYS9wYXls b2Fkcy9saWJwYXlsb2FkL2N1cnNlcy90aW55Y3Vyc2VzLmMKKysrIGIvcGF5bG9hZHMvbGlicGF5 bG9hZC9jdXJzZXMvdGlueWN1cnNlcy5jCkBAIC05NzEsNyArOTcxLDcgQEAgaW50IHdzZXRzY3Jy ZWcoV0lORE9XICp3aW4sIGludCB0b3AsIGludCBib3R0b20pCiB9CiAvLyB2b2lkIHdzeW5jZG93 biAoV0lORE9XICopIHt9CiAvLyB2b2lkIHdzeW5jdXAgKFdJTkRPVyAqKSB7fQotLyogRCAqLyB2 b2lkIHd0aW1lb3V0KFdJTkRPVyAqd2luLCBpbnQgZGVsYXkpIHsgd2luLT5fZGVsYXkgPSBkZWxh eTsgfQorLyogRCAqLyB2b2lkIHd0aW1lb3V0KFdJTkRPVyAqd2luLCBpbnQgX2RlbGF5KSB7IHdp bi0+X2RlbGF5ID0gX2RlbGF5OyB9CiAvKiBEICovIGludCB3dG91Y2hsbihXSU5ET1cgKndpbiwg aW50IHksIGludCBuLCBpbnQgY2hhbmdlZCkKIHsKIAlpbnQgaTsKZGlmZiAtLWdpdCBhL3BheWxv YWRzL2xpYnBheWxvYWQvZHJpdmVycy9rZXlib2FyZC5jIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9k cml2ZXJzL2tleWJvYXJkLmMKaW5kZXggMmIyYWMyNi4uYTE4NjBjNSAxMDA2NDQKLS0tIGEvcGF5 bG9hZHMvbGlicGF5bG9hZC9kcml2ZXJzL2tleWJvYXJkLmMKKysrIGIvcGF5bG9hZHMvbGlicGF5 bG9hZC9kcml2ZXJzL2tleWJvYXJkLmMKQEAgLTM3LDcgKzM3LDcgQEAKICNkZWZpbmUgSTgwNDJf TU9ERV9YTEFURSAgICAgMHg0MAogCiBzdHJ1Y3QgbGF5b3V0X21hcHMgewotCWNoYXIgKmNvdW50 cnk7CisJY29uc3QgY2hhciAqY291bnRyeTsKIAl1bnNpZ25lZCBzaG9ydCBtYXBbNF1bMHg1N107 CiB9OwogCkBAIC0yNjEsMjIgKzI2MSwyMiBAQCBpbnQga2V5Ym9hcmRfZ2V0Y2hhcih2b2lkKQog CiBzdGF0aWMgaW50IGtleWJvYXJkX3dhaXRfcmVhZCh2b2lkKQogewotCWludCB0aW1lb3V0ID0g MTAwMDA7CisJaW50IHJldHJpZXMgPSAxMDAwMDsKIAotCXdoaWxlKHRpbWVvdXQtLSAmJiAhKGlu YigweDY0KSAmIDB4MDEpKQorCXdoaWxlKHJldHJpZXMtLSAmJiAhKGluYigweDY0KSAmIDB4MDEp KQogCQl1ZGVsYXkoNTApOwogCi0JcmV0dXJuICh0aW1lb3V0IDw9IDApID8gLTEgOiAwOworCXJl dHVybiAocmV0cmllcyA8PSAwKSA/IC0xIDogMDsKIH0KIAogc3RhdGljIGludCBrZXlib2FyZF93 YWl0X3dyaXRlKHZvaWQpCiB7Ci0JaW50IHRpbWVvdXQgPSAxMDAwMDsKKwlpbnQgcmV0cmllcyA9 IDEwMDAwOwogCi0Jd2hpbGUodGltZW91dC0tICYmIChpbmIoMHg2NCkgJiAweDAyKSkKKwl3aGls ZShyZXRyaWVzLS0gJiYgKGluYigweDY0KSAmIDB4MDIpKQogCQl1ZGVsYXkoNTApOwogCi0JcmV0 dXJuICh0aW1lb3V0IDw9IDApID8gLTEgOiAwOworCXJldHVybiAocmV0cmllcyA8PSAwKSA/IC0x IDogMDsKIH0KIAogc3RhdGljIHVuc2lnbmVkIGNoYXIga2V5Ym9hcmRfZ2V0X21vZGUodm9pZCkK ZGlmZiAtLWdpdCBhL3BheWxvYWRzL2xpYnBheWxvYWQvZHJpdmVycy9zZXJpYWwuYyBiL3BheWxv YWRzL2xpYnBheWxvYWQvZHJpdmVycy9zZXJpYWwuYwppbmRleCAwNjc0ZWM4Li5jNjgwNGQyIDEw MDY0NAotLS0gYS9wYXlsb2Fkcy9saWJwYXlsb2FkL2RyaXZlcnMvc2VyaWFsLmMKKysrIGIvcGF5 bG9hZHMvbGlicGF5bG9hZC9kcml2ZXJzL3NlcmlhbC5jCkBAIC0xOTUsNyArMTk1LDcgQEAgaW50 IHNlcmlhbF9nZXRjaGFyKHZvaWQpCiAvKiBBIHZ0MTAwIGRvZXNuJ3QgZG8gY29sb3IsIHNldGFm L3NldGFiIGJlbG93IGFyZSBmcm9tIHh0ZXJtLWNvbG9yLiAqLwogI2RlZmluZSBWVDEwMF9TRVRf Q09MT1IgICAiXGVbMyVkOzQlZG0iCiAKLXN0YXRpYyB2b2lkIHNlcmlhbF9wdXRjbWQoY2hhciAq c3RyKQorc3RhdGljIHZvaWQgc2VyaWFsX3B1dGNtZChjb25zdCBjaGFyICpzdHIpCiB7CiAJd2hp bGUoKnN0cikKIAkJc2VyaWFsX3B1dGNoYXIoKihzdHIrKykpOwpkaWZmIC0tZ2l0IGEvcGF5bG9h ZHMvbGlicGF5bG9hZC9kcml2ZXJzL3VzYi91aGNpLmMgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2Ry aXZlcnMvdXNiL3VoY2kuYwppbmRleCA3MjFmZGUwLi4xZjgwYzZhIDEwMDY0NAotLS0gYS9wYXls b2Fkcy9saWJwYXlsb2FkL2RyaXZlcnMvdXNiL3VoY2kuYworKysgYi9wYXlsb2Fkcy9saWJwYXls b2FkL2RyaXZlcnMvdXNiL3VoY2kuYwpAQCAtNjUsNyArNjUsNyBAQCBzdGF0aWMgdm9pZAogdGRf ZHVtcCAodGRfdCAqdGQpCiB7CiAJY2hhciB0ZF92YWx1ZVszXTsKLQljaGFyICp0ZF90eXBlOwor CWNvbnN0IGNoYXIgKnRkX3R5cGU7CiAJc3dpdGNoICh0ZC0+cGlkKSB7CiAJCWNhc2UgVUhDSV9T RVRVUDoKIAkJCXRkX3R5cGU9IlNFVFVQIjsKZGlmZiAtLWdpdCBhL3BheWxvYWRzL2xpYnBheWxv YWQvZHJpdmVycy91c2IvdXNiaGlkLmMgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2RyaXZlcnMvdXNi L3VzYmhpZC5jCmluZGV4IDg0ZGUwYzguLmJmM2VjMWUgMTAwNjQ0Ci0tLSBhL3BheWxvYWRzL2xp YnBheWxvYWQvZHJpdmVycy91c2IvdXNiaGlkLmMKKysrIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9k cml2ZXJzL3VzYi91c2JoaWQuYwpAQCAtNjIsNyArNjIsNyBAQCBzdGF0aWMgaW50IGtleWNvdW50 OwogI2RlZmluZSBLRVlCT0FSRF9CVUZGRVJfU0laRSAxNgogc3RhdGljIHNob3J0IGtleWJ1ZmZl cltLRVlCT0FSRF9CVUZGRVJfU0laRV07CiAKLWNoYXIgKmNvdW50cmllc1szNl1bMl0gPSB7Citj b25zdCBjaGFyICpjb3VudHJpZXNbMzZdWzJdID0gewogCXsgIm5vdCBzdXBwb3J0ZWQiLCAidXMi IH0sCiAJeyAiQXJhYmljIiwgImFlIiB9LAogCXsgIkJlbGdpYW4iLCAiYmUiIH0sCkBAIC0xMDUs MTMgKzEwNSwxMyBAQCBjaGFyICpjb3VudHJpZXNbMzZdWzJdID0gewogCiAKIHN0cnVjdCBsYXlv dXRfbWFwcyB7Ci0JY2hhciAqY291bnRyeTsKLQlzaG9ydCBtYXBbNF1bMHg4MF07CisJY29uc3Qg Y2hhciAqY291bnRyeTsKKwljb25zdCBzaG9ydCBtYXBbNF1bMHg4MF07CiB9OwogCi1zdGF0aWMg c3RydWN0IGxheW91dF9tYXBzICptYXA7CitzdGF0aWMgY29uc3Qgc3RydWN0IGxheW91dF9tYXBz ICptYXA7CiAKLXN0YXRpYyBzdHJ1Y3QgbGF5b3V0X21hcHMga2V5Ym9hcmRfbGF5b3V0c1tdID0g eworc3RhdGljIGNvbnN0IHN0cnVjdCBsYXlvdXRfbWFwcyBrZXlib2FyZF9sYXlvdXRzW10gPSB7 CiAvLyAjaWZkZWYgQ09ORklHX1BDX0tFWUJPQVJEX0xBWU9VVF9VUwogeyAuY291bnRyeSA9ICJ1 cyIsIC5tYXAgPSB7CiAJeyAvKiBObyBtb2RpZmllciAqLwpAQCAtMzc4LDcgKzM3OCw3IEBAIHN0 YXRpYyBzdHJ1Y3QgY29uc29sZV9pbnB1dF9kcml2ZXIgY29ucyA9IHsKIH07CiAKIAotaW50IHVz Yl9oaWRfc2V0X2xheW91dCAoY2hhciAqY291bnRyeSkKK3N0YXRpYyBpbnQgdXNiX2hpZF9zZXRf bGF5b3V0IChjb25zdCBjaGFyICpjb3VudHJ5KQogewogCS8qIEZJWE1FIHNob3VsZCBiZSBwZXIg a2V5Ym9hcmQgKi8KIAlpbnQgaTsKZGlmZiAtLWdpdCBhL3BheWxvYWRzL2xpYnBheWxvYWQvaW5j bHVkZS9saWJwYXlsb2FkLmggYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2luY2x1ZGUvbGlicGF5bG9h ZC5oCmluZGV4IDc0ZmI3OWEuLjZjZTc1NDggMTAwNjQ0Ci0tLSBhL3BheWxvYWRzL2xpYnBheWxv YWQvaW5jbHVkZS9saWJwYXlsb2FkLmgKKysrIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9pbmNsdWRl L2xpYnBheWxvYWQuaApAQCAtMjcyLDYgKzI3Miw3IEBAIHR5cGVkZWYgc3RydWN0IHsKIHZvaWQg U0hBMUluaXQoU0hBMV9DVFggKmNvbnRleHQpOwogdm9pZCBTSEExVHJhbnNmb3JtKHUzMiBzdGF0 ZVs1XSwgY29uc3QgdTggYnVmZmVyW1NIQTFfQkxPQ0tfTEVOR1RIXSk7CiB2b2lkIFNIQTFVcGRh dGUoU0hBMV9DVFggKmNvbnRleHQsIGNvbnN0IHU4ICpkYXRhLCBzaXplX3QgbGVuKTsKK3ZvaWQg U0hBMVBhZChTSEExX0NUWCAqY29udGV4dCk7CiB2b2lkIFNIQTFGaW5hbCh1OCBkaWdlc3RbU0hB MV9ESUdFU1RfTEVOR1RIXSwgU0hBMV9DVFggKmNvbnRleHQpOwogdTggKnNoYTEoY29uc3QgdTgg KmRhdGEsIHNpemVfdCBsZW4sIHU4ICpidWYpOwogLyoqIEB9ICovCmRpZmYgLS1naXQgYS9wYXls b2Fkcy9saWJwYXlsb2FkL2xpYmMvZ2V0b3B0X2xvbmcuYyBiL3BheWxvYWRzL2xpYnBheWxvYWQv bGliYy9nZXRvcHRfbG9uZy5jCmluZGV4IDQ5M2RmNGQuLjM2NWJjNGEgMTAwNjQ0Ci0tLSBhL3Bh eWxvYWRzL2xpYnBheWxvYWQvbGliYy9nZXRvcHRfbG9uZy5jCisrKyBiL3BheWxvYWRzL2xpYnBh eWxvYWQvbGliYy9nZXRvcHRfbG9uZy5jCkBAIC01NywxMCArNTcsOCBAQAogI2luY2x1ZGUgPGxp YnBheWxvYWQuaD4KICNpbmNsdWRlIDxnZXRvcHQuaD4KICNkZWZpbmUgd2FybngoeC4uLikgcHJp bnRmKHgpCi0vKgogI2luY2x1ZGUgPHN0ZGxpYi5oPgogI2luY2x1ZGUgPHN0cmluZy5oPgotKi8K ICNkZWZpbmUJUkVQTEFDRV9HRVRPUFQJCS8qIHVzZSB0aGlzIGdldG9wdCBhcyB0aGUgc3lzdGVt IGdldG9wdCgzKSAqLwogCiAjaWZkZWYgUkVQTEFDRV9HRVRPUFQKQEAgLTg0LDcgKzgyLDcgQEAg aW50IHBvc2l4bHlfY29ycmVjdCA9IDA7CiAjZGVmaW5lCUJBREFSRwkJKCgqb3B0aW9ucyA9PSAn OicpID8gKGludCknOicgOiAoaW50KSc/JykKICNkZWZpbmUJSU5PUkRFUiAJKGludCkxCiAKLSNk ZWZpbmUJRU1TRwkJIiIKKyNkZWZpbmUJRU1TRwkJKGNoYXIqKSIiCiAKIHN0YXRpYyBpbnQgZ2V0 b3B0X2ludGVybmFsKGludCwgY2hhciAqIGNvbnN0ICosIGNvbnN0IGNoYXIgKiwKIAkJCSAgIGNv bnN0IHN0cnVjdCBvcHRpb24gKiwgaW50ICosIGludCk7CmRpZmYgLS1naXQgYS9wYXlsb2Fkcy9s aWJwYXlsb2FkL2xpYmMvcHJpbnRmLmMgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2xpYmMvcHJpbnRm LmMKaW5kZXggMzg5ZDIyNy4uZTNjZjhiYiAxMDA2NDQKLS0tIGEvcGF5bG9hZHMvbGlicGF5bG9h ZC9saWJjL3ByaW50Zi5jCisrKyBiL3BheWxvYWRzL2xpYnBheWxvYWQvbGliYy9wcmludGYuYwpA QCAtMTE0LDcgKzExNCw3IEBAIHN0YXRpYyBpbnQgcHJpbnRmX3B1dHN0cihjb25zdCBjaGFyICpz dHIsIHN0cnVjdCBwcmludGZfc3BlYyAqcHMpCiAJc2l6ZV90IGNvdW50OwogCiAJaWYgKHN0ciA9 PSBOVUxMKSB7Ci0JCWNoYXIgKm51bGxzdHIgPSAiKE5VTEwpIjsKKwkJY29uc3QgY2hhciAqbnVs bHN0ciA9ICIoTlVMTCkiOwogCQlyZXR1cm4gcHJpbnRmX3B1dG5jaGFycyhudWxsc3RyLCBzdHJs ZW4obnVsbHN0ciksIHBzKTsKIAl9CiAKZGlmZiAtLWdpdCBhL3BheWxvYWRzL2xpYnBheWxvYWQv bGliYy9zdHJpbmdzLmMgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2xpYmMvc3RyaW5ncy5jCmluZGV4 IDlhNTZiYTEuLjQ2NWFlNGYgMTAwNjQ0Ci0tLSBhL3BheWxvYWRzL2xpYnBheWxvYWQvbGliYy9z dHJpbmdzLmMKKysrIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9saWJjL3N0cmluZ3MuYwpAQCAtMjcs NiArMjcsOCBAQAogICogU1VDSCBEQU1BR0UuCiAgKi8KIAorI2luY2x1ZGUgPHN0cmluZ3MuaD4K KwogaW50IGZmcyhpbnQgaSkKIHsKIAlpbnQgY291bnQgPSAxOwpkaWZmIC0tZ2l0IGEvcGF5bG9h ZHMvbGlicGF5bG9hZC9saWJjL3N5c2luZm8uYyBiL3BheWxvYWRzL2xpYnBheWxvYWQvbGliYy9z eXNpbmZvLmMKaW5kZXggNzNhOWFiNS4uYjFjYWQ1MCAxMDA2NDQKLS0tIGEvcGF5bG9hZHMvbGli cGF5bG9hZC9saWJjL3N5c2luZm8uYworKysgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2xpYmMvc3lz aW5mby5jCkBAIC0zMCw4ICszMCw2IEBACiAjaW5jbHVkZSA8bGlicGF5bG9hZC5oPgogI2luY2x1 ZGUgPHN5c2luZm8uaD4KIAotZXh0ZXJuIHN0cnVjdCBzeXNpbmZvX3QgbGliX3N5c2luZm87Ci0K IGludCBzeXNpbmZvX2hhdmVfbXVsdGlib290KHVuc2lnbmVkIGxvbmcgKmFkZHIpCiB7CiAJKmFk ZHIgPSAodW5zaWduZWQgbG9uZykgbGliX3N5c2luZm8ubWJ0YWJsZTsKZGlmZiAtLWdpdCBhL3Bh eWxvYWRzL2xpYnBheWxvYWQvbGlicGNpL2xpYnBjaS5jIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9s aWJwY2kvbGlicGNpLmMKaW5kZXggMGI1NGJhMy4uYTYyZTMwYiAxMDA2NDQKLS0tIGEvcGF5bG9h ZHMvbGlicGF5bG9hZC9saWJwY2kvbGlicGNpLmMKKysrIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9s aWJwY2kvbGlicGNpLmMKQEAgLTk2LDYgKzk2LDggQEAgdm9pZCBwY2lfZmlsdGVyX2luaXQoc3Ry dWN0IHBjaV9hY2Nlc3MqIHBhY2MsIHN0cnVjdCBwY2lfZmlsdGVyKiBwZikKIAlwZi0+ZGV2aWNl ID0gLTE7CiB9CiAKK3N0YXRpYyBjaGFyICppbnZhbGlkX3BjaV9kZXZpY2Vfc3RyaW5nID0gKGNo YXIqKSJpbnZhbGlkIHBjaSBkZXZpY2Ugc3RyaW5nIjsKKwogLyogcGFyc2UgZG9tYWluOmJ1czpk ZXYuZnVuYyAod2l0aCBhbGwgY29tcG9uZW50cyBidXQgImRldiIgb3B0aW9uYWwpCiAgKiBpbnRv IGZpbHRlci4KICAqIFJldHVybnMgTlVMTCBvbiBzdWNjZXNzLCBhIHN0cmluZyBwb2ludGVyIHRv IHRoZSBlcnJvciBtZXNzYWdlIG90aGVyd2lzZS4KQEAgLTEwOSw3ICsxMTEsNyBAQCBjaGFyICpw Y2lfZmlsdGVyX3BhcnNlX3Nsb3Qoc3RydWN0IHBjaV9maWx0ZXIqIGZpbHRlciwgY29uc3QgY2hh ciogaWQpCiAJY2hhciAqZnVuY3AgPSBzdHJyY2hyKGlkLCAnLicpOwogCWlmIChmdW5jcCkgewog CQlmaWx0ZXItPmZ1bmMgPSBzdHJ0b3VsKGZ1bmNwKzEsICZlbmRwdHIsIDApOwotCQlpZiAoZW5k cHRyWzBdICE9ICdcMCcpIHJldHVybiAiaW52YWxpZCBwY2kgZGV2aWNlIHN0cmluZyI7CisJCWlm IChlbmRwdHJbMF0gIT0gJ1wwJykgcmV0dXJuIGludmFsaWRfcGNpX2RldmljZV9zdHJpbmc7CiAJ fQogCiAJY2hhciAqZGV2cCA9IHN0cnJjaHIoaWQsICc6Jyk7CkBAIC0xMTgsNyArMTIwLDcgQEAg Y2hhciAqcGNpX2ZpbHRlcl9wYXJzZV9zbG90KHN0cnVjdCBwY2lfZmlsdGVyKiBmaWx0ZXIsIGNv bnN0IGNoYXIqIGlkKQogCX0gZWxzZSB7CiAJCWZpbHRlci0+ZGV2ID0gc3RydG91bChkZXZwKzEs ICZlbmRwdHIsIDApOwogCX0KLQlpZiAoZW5kcHRyICE9IGZ1bmNwKSByZXR1cm4gImludmFsaWQg cGNpIGRldmljZSBzdHJpbmciOworCWlmIChlbmRwdHIgIT0gZnVuY3ApIHJldHVybiBpbnZhbGlk X3BjaV9kZXZpY2Vfc3RyaW5nOwogCWlmICghZGV2cCkgcmV0dXJuIE5VTEw7CiAKIAljaGFyICpi dXNwID0gc3RyY2hyKGlkLCAnOicpOwpAQCAtMTI3LDExICsxMjksMTEgQEAgY2hhciAqcGNpX2Zp bHRlcl9wYXJzZV9zbG90KHN0cnVjdCBwY2lfZmlsdGVyKiBmaWx0ZXIsIGNvbnN0IGNoYXIqIGlk KQogCX0gZWxzZSB7CiAJCWZpbHRlci0+YnVzID0gc3RydG91bChidXNwKzEsICZlbmRwdHIsIDAp OwogCX0KLQlpZiAoZW5kcHRyICE9IGZ1bmNwKSByZXR1cm4gImludmFsaWQgcGNpIGRldmljZSBz dHJpbmciOworCWlmIChlbmRwdHIgIT0gZnVuY3ApIHJldHVybiBpbnZhbGlkX3BjaV9kZXZpY2Vf c3RyaW5nOwogCWlmIChidXNwID09IGRldnApIHJldHVybiBOVUxMOwogCiAJZmlsdGVyLT5kb21h aW4gPSBzdHJ0b3VsKGlkLCAmZW5kcHRyLCAwKTsKLQlpZiAoZW5kcHRyICE9IGJ1c3ApIHJldHVy biAiaW52YWxpZCBwY2kgZGV2aWNlIHN0cmluZyI7CisJaWYgKGVuZHB0ciAhPSBidXNwKSByZXR1 cm4gaW52YWxpZF9wY2lfZGV2aWNlX3N0cmluZzsKIAogCXJldHVybiBOVUxMOwogfQotLSAKMS43 LjQuNAoK Content-Transfer-Encoding: base64 Content-Type: text/x-c; charset=us-ascii; charset=UTF-8; name=0003-Add-strlcpy-from-OpenBSD.patch Content-Disposition: attachment; filename=0003-Add-strlcpy-from-OpenBSD.patch QWRkIHN0cmxjcHkgZnJvbSBPcGVuQlNECgpTaWduZWQtb2ZmLWJ5OiBQYXRyaWNrIEdlb3JnaSA8 cGF0cmlja0BnZW9yZ2ktY2xhbi5kZT4KLS0tCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2luY2x1ZGUv c3RyaW5nLmggIHwgICAxMCArKysrKystCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2xpYmMvTWFrZWZp bGUuaW5jIHwgICAgMSArCiBwYXlsb2Fkcy9saWJwYXlsb2FkL2xpYmMvc3RybGNweS5jICAgIHwg ICA1MSArKysrKysrKysrKysrKysrKysrKysrKysrKysrKysrKysKIDMgZmlsZXMgY2hhbmdlZCwg NjEgaW5zZXJ0aW9ucygrKSwgMSBkZWxldGlvbnMoLSkKIGNyZWF0ZSBtb2RlIDEwMDY0NCBwYXls b2Fkcy9saWJwYXlsb2FkL2xpYmMvc3RybGNweS5jCgpkaWZmIC0tZ2l0IGEvcGF5bG9hZHMvbGli cGF5bG9hZC9pbmNsdWRlL3N0cmluZy5oIGIvcGF5bG9hZHMvbGlicGF5bG9hZC9pbmNsdWRlL3N0 cmluZy5oCmluZGV4IDg4MDU0ZTAuLjllNGY3OTEgMTAwNjQ0Ci0tLSBhL3BheWxvYWRzL2xpYnBh eWxvYWQvaW5jbHVkZS9zdHJpbmcuaAorKysgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2luY2x1ZGUv c3RyaW5nLmgKQEAgLTU1LDcgKzU1LDYgQEAgaW50IHN0cm5jYXNlY21wKGNvbnN0IGNoYXIgKnMx LCBjb25zdCBjaGFyICpzMiwgc2l6ZV90IG1heGxlbik7CiBjaGFyICpzdHJuY3B5KGNoYXIgKmQs IGNvbnN0IGNoYXIgKnMsIHNpemVfdCBuKTsKIGNoYXIgKnN0cmNweShjaGFyICpkLCBjb25zdCBj aGFyICpzKTsKIGNoYXIgKnN0cm5jYXQoY2hhciAqZCwgY29uc3QgY2hhciAqcywgc2l6ZV90IG4p Owotc2l6ZV90IHN0cmxjYXQoY2hhciAqZCwgY29uc3QgY2hhciAqcywgc2l6ZV90IG4pOwogY2hh ciAqc3RyY2F0KGNoYXIgKmQsIGNvbnN0IGNoYXIgKnMpOwogY2hhciAqc3RyY2hyKGNvbnN0IGNo YXIgKnMsIGludCBjKTsKIGNoYXIgKnN0cnJjaHIoY29uc3QgY2hhciAqcywgaW50IGMpOwpAQCAt NjgsNCArNjcsMTMgQEAgY2hhciogc3RydG9rKGNoYXIgKnN0ciwgY29uc3QgY2hhciAqZGVsaW0p OwogY2hhciogc3RydG9rX3IoY2hhciAqc3RyLCBjb25zdCBjaGFyICpkZWxpbSwgY2hhciAqKnB0 cik7CiAvKiogQH0gKi8KIAorLyoqCisgKiBAZGVmZ3JvdXAgc3RyaW5nIE9wZW5CU0QgYmFzZWQg c2FmZSBzdHJpbmcgZnVuY3Rpb25zCisgKiBAeworICovCitzaXplX3Qgc3RybGNweShjaGFyICpk LCBjb25zdCBjaGFyICpzLCBzaXplX3Qgbik7CitzaXplX3Qgc3RybGNhdChjaGFyICpkLCBjb25z dCBjaGFyICpzLCBzaXplX3Qgbik7CisvKiogQH0gKi8KKworCiAjZW5kaWYKZGlmZiAtLWdpdCBh L3BheWxvYWRzL2xpYnBheWxvYWQvbGliYy9NYWtlZmlsZS5pbmMgYi9wYXlsb2Fkcy9saWJwYXls b2FkL2xpYmMvTWFrZWZpbGUuaW5jCmluZGV4IDRlYzJhMDIuLmU1YzYyNmYgMTAwNjQ0Ci0tLSBh L3BheWxvYWRzL2xpYnBheWxvYWQvbGliYy9NYWtlZmlsZS5pbmMKKysrIGIvcGF5bG9hZHMvbGli cGF5bG9hZC9saWJjL01ha2VmaWxlLmluYwpAQCAtMzMsNiArMzMsNyBAQCBsaWJjLSQoQ09ORklH X0xJQkMpICs9IG1lbW9yeS5jIGN0eXBlLmMgaXBjaGVja3N1bS5jIGxpYi5jCiBsaWJjLSQoQ09O RklHX0xJQkMpICs9IHJhbmQuYyB0aW1lLmMgZXhlYy5jCiBsaWJjLSQoQ09ORklHX0xJQkMpICs9 IHJlYWRsaW5lLmMgZ2V0b3B0X2xvbmcuYyBzeXNpbmZvLmMKIGxpYmMtJChDT05GSUdfTElCQykg Kz0gYXJncy5jIHN0cmluZ3MuYworbGliYy0kKENPTkZJR19MSUJDKSArPSBzdHJsY3B5LmMKIAog IyBzaG91bGQgYmUgbW92ZWQgdG8gY29yZWJvb3QgZGlyZWN0b3J5CiBsaWJjLSQoQ09ORklHX0xB UikgKz0gbGFyLmMKZGlmZiAtLWdpdCBhL3BheWxvYWRzL2xpYnBheWxvYWQvbGliYy9zdHJsY3B5 LmMgYi9wYXlsb2Fkcy9saWJwYXlsb2FkL2xpYmMvc3RybGNweS5jCm5ldyBmaWxlIG1vZGUgMTAw NjQ0CmluZGV4IDAwMDAwMDAuLmQzMmI2NTkKLS0tIC9kZXYvbnVsbAorKysgYi9wYXlsb2Fkcy9s aWJwYXlsb2FkL2xpYmMvc3RybGNweS5jCkBAIC0wLDAgKzEsNTEgQEAKKy8qCSRPcGVuQlNEOiBz dHJsY3B5LmMsdiAxLjExIDIwMDYvMDUvMDUgMTU6Mjc6MzggbWlsbGVydCBFeHAgJAkqLworCisv KgorICogQ29weXJpZ2h0IChjKSAxOTk4IFRvZGQgQy4gTWlsbGVyIDxUb2RkLk1pbGxlckBjb3Vy dGVzYW4uY29tPgorICoKKyAqIFBlcm1pc3Npb24gdG8gdXNlLCBjb3B5LCBtb2RpZnksIGFuZCBk aXN0cmlidXRlIHRoaXMgc29mdHdhcmUgZm9yIGFueQorICogcHVycG9zZSB3aXRoIG9yIHdpdGhv dXQgZmVlIGlzIGhlcmVieSBncmFudGVkLCBwcm92aWRlZCB0aGF0IHRoZSBhYm92ZQorICogY29w eXJpZ2h0IG5vdGljZSBhbmQgdGhpcyBwZXJtaXNzaW9uIG5vdGljZSBhcHBlYXIgaW4gYWxsIGNv cGllcy4KKyAqCisgKiBUSEUgU09GVFdBUkUgSVMgUFJPVklERUQgIkFTIElTIiBBTkQgVEhFIEFV VEhPUiBESVNDTEFJTVMgQUxMIFdBUlJBTlRJRVMKKyAqIFdJVEggUkVHQVJEIFRPIFRISVMgU09G VFdBUkUgSU5DTFVESU5HIEFMTCBJTVBMSUVEIFdBUlJBTlRJRVMgT0YKKyAqIE1FUkNIQU5UQUJJ TElUWSBBTkQgRklUTkVTUy4gSU4gTk8gRVZFTlQgU0hBTEwgVEhFIEFVVEhPUiBCRSBMSUFCTEUg Rk9SCisgKiBBTlkgU1BFQ0lBTCwgRElSRUNULCBJTkRJUkVDVCwgT1IgQ09OU0VRVUVOVElBTCBE QU1BR0VTIE9SIEFOWSBEQU1BR0VTCisgKiBXSEFUU09FVkVSIFJFU1VMVElORyBGUk9NIExPU1Mg T0YgVVNFLCBEQVRBIE9SIFBST0ZJVFMsIFdIRVRIRVIgSU4gQU4KKyAqIEFDVElPTiBPRiBDT05U UkFDVCwgTkVHTElHRU5DRSBPUiBPVEhFUiBUT1JUSU9VUyBBQ1RJT04sIEFSSVNJTkcgT1VUIE9G CisgKiBPUiBJTiBDT05ORUNUSU9OIFdJVEggVEhFIFVTRSBPUiBQRVJGT1JNQU5DRSBPRiBUSElT IFNPRlRXQVJFLgorICovCisKKyNpbmNsdWRlIDxzeXMvdHlwZXMuaD4KKyNpbmNsdWRlIDxzdHJp bmcuaD4KKworLyoKKyAqIENvcHkgc3JjIHRvIHN0cmluZyBkc3Qgb2Ygc2l6ZSBzaXouICBBdCBt b3N0IHNpei0xIGNoYXJhY3RlcnMKKyAqIHdpbGwgYmUgY29waWVkLiAgQWx3YXlzIE5VTCB0ZXJt aW5hdGVzICh1bmxlc3Mgc2l6ID09IDApLgorICogUmV0dXJucyBzdHJsZW4oc3JjKTsgaWYgcmV0 dmFsID49IHNpeiwgdHJ1bmNhdGlvbiBvY2N1cnJlZC4KKyAqLworc2l6ZV90CitzdHJsY3B5KGNo YXIgKmRzdCwgY29uc3QgY2hhciAqc3JjLCBzaXplX3Qgc2l6KQoreworCWNoYXIgKmQgPSBkc3Q7 CisJY29uc3QgY2hhciAqcyA9IHNyYzsKKwlzaXplX3QgbiA9IHNpejsKKworCS8qIENvcHkgYXMg bWFueSBieXRlcyBhcyB3aWxsIGZpdCAqLworCWlmIChuICE9IDApIHsKKwkJd2hpbGUgKC0tbiAh PSAwKSB7CisJCQlpZiAoKCpkKysgPSAqcysrKSA9PSAnXDAnKQorCQkJCWJyZWFrOworCQl9CisJ fQorCisJLyogTm90IGVub3VnaCByb29tIGluIGRzdCwgYWRkIE5VTCBhbmQgdHJhdmVyc2UgcmVz dCBvZiBzcmMgKi8KKwlpZiAobiA9PSAwKSB7CisJCWlmIChzaXogIT0gMCkKKwkJCSpkID0gJ1ww JzsJCS8qIE5VTC10ZXJtaW5hdGUgZHN0ICovCisJCXdoaWxlICgqcysrKQorCQkJOworCX0KKwor CXJldHVybihzIC0gc3JjIC0gMSk7CS8qIGNvdW50IGRvZXMgbm90IGluY2x1ZGUgTlVMICovCit9 Ci0tIAoxLjcuNC40Cgo=

1 0

Trac reminder: list of new ticket(s)
by coreboot tracker 09 May '11

09 May '11

1 0

ARM Toolchain for coreboot
by bari 09 May '11

09 May '11

Hamo, What's your plan for the ARM tool chain? QEMU on x86 or? -Bari

5 6

What's the purpose of xcompile?
by Hamo 09 May '11

09 May '11

Dear lists, After review my cross-compiler patch, I found it does not work as expect. We use a script called xcompile to set and verify the compile toolchain. Must we use it? Can we just trust our users to let them set their compiler prefix by themselves? If so, we can add cross-compiler for ARM easily. If not, How could I add cross-compiler support to xcompile? I just read the code when we supported PPC and alpha, but It has changed a lot since then. Thanks, Hamo

4 10

[PATCH] Fixes the build error while generating option_table.h
by Vikram Narayanan 08 May '11

08 May '11

Hi, I was facing a compilation error while the make is trying to generate the option_table.h from cmos.layout file. Unfortunately the error info generated doesn't tell where the problem is. While going through the source, I found the error producing lines. Below is the code snippet. <code> if (!is_ident((char *)ce->name)) { fprintf(stderr, "Error - Name %s is an invalid identifier in line\n %s\n", ce->name, line); exit(1); } </code> Since the ce->name and line doesn't contain any thing, the make just showed me this. "Error - Name is an invalid identifier in line" After spending a little time I found that the line endings in the file cmos.layout are the one that is causing issues. (Think I have opened the file in windows.) A little change in the code can make the user happy and he doesn't need to worry about the line endings. (If this isn't a good idea, may be we can give the user a more intuitive error. something like "please check your line endings". If you want it this way, I will post the patch for that too). Please share your views. Signed-off by: Vikram Narayanan <vikram186(a)gmail.com> --- --- a/util/options/build_opt_tbl.c.orig Sun May 8 22:18:54 2011 +++ a/util/options/build_opt_tbl.c Sun May 8 22:34:34 2011 @@ -372,7 +372,7 @@ /* skip commented and blank lines */ if(line[0]=='#') continue; - if(line[strspn(line," ")]=='\n') continue; + if(line[0]=='\n' || line[0]=='\r') continue; /* scan in the input data */ sscanf(line,"%d %d %c %d %s", &ce->bit,&ce->length,&uc,&ce->config_id,&ce->name[0]); - Thanks, Vikram

3 4

u-boot on x86 reloaded
by Rudolf Marek 07 May '11

07 May '11

Hello, I was asked to post it here too. I would like to announce that I was able to boot Linux using u-boot on AMD64 motherboard Asrock 939A785G. The development was done on QEMU. How does it work? Coreboot does the complete HW init including memory setup PCI etc. When finishes it loads u-boot. Coreboot is free software replacement for BIOS, but unlike BIOS it only does the hardware init (and ACPI). A payload needs to be executed which does something useful for the user (like a linux kernel, SeaBIOS, FILO, grub etc) You can read more about coreboot on http://coreboot.org How the porting was done is described here: http://blogs.coreboot.org/blog/2011/04/30/u-boot-as-coreboot-payload/ http://www.coreboot.org/pipermail/coreboot/2011-April/064877.html http://www.coreboot.org/pipermail/coreboot/2011-May/064914.html http://www.coreboot.org/pipermail/coreboot/2011-May/064915.html And boot log http://assembler.cz/minicom42.txt This project started "just for fun" or "because I can". Maybe there are some real uses. If you can think of some, please let me know. Anyone with more free time could work on this? I'm not subscribed, please cc me. I'm ccing coreboot mailing list too. Thanks, Rudolf

3 4

bootsplash patch for 2.6.38
by Puneet Goel 07 May '11

07 May '11

Hi Can anyone tell me if bootsplash patch is available for 2.6.38 kernel over atyfb. I am not using vesafb Thanks Puneet

1 0

[commit] r6561 - in trunk/src/mainboard: . advansus advansus/a785e-i advansus/a785e-i/acpi
by repository service 07 May '11

07 May '11

Author: kerry Date: Sat May 7 11:15:02 2011 New Revision: 6561 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6561 Log: ADVANSUS A785E-I Mainboard support, Family10h ASB2, RS880(RS785E) + SB820 platform. Signed-off-by: Kerry She <kerry.she(a)amd.com> Acked-by: Stefan Reinauer <stefan.reinauer(a)coreboot.org> Added: trunk/src/mainboard/advansus/ trunk/src/mainboard/advansus/Kconfig trunk/src/mainboard/advansus/a785e-i/ trunk/src/mainboard/advansus/a785e-i/Kconfig trunk/src/mainboard/advansus/a785e-i/Makefile.inc trunk/src/mainboard/advansus/a785e-i/acpi/ trunk/src/mainboard/advansus/a785e-i/acpi/cpstate.asl trunk/src/mainboard/advansus/a785e-i/acpi/ide.asl trunk/src/mainboard/advansus/a785e-i/acpi/routing.asl trunk/src/mainboard/advansus/a785e-i/acpi/sata.asl trunk/src/mainboard/advansus/a785e-i/acpi/usb.asl trunk/src/mainboard/advansus/a785e-i/acpi_tables.c trunk/src/mainboard/advansus/a785e-i/chip.h trunk/src/mainboard/advansus/a785e-i/cmos.layout trunk/src/mainboard/advansus/a785e-i/devicetree.cb trunk/src/mainboard/advansus/a785e-i/dsdt.asl trunk/src/mainboard/advansus/a785e-i/fadt.c trunk/src/mainboard/advansus/a785e-i/get_bus_conf.c trunk/src/mainboard/advansus/a785e-i/irq_tables.c trunk/src/mainboard/advansus/a785e-i/mainboard.c trunk/src/mainboard/advansus/a785e-i/mb_sysconf.h trunk/src/mainboard/advansus/a785e-i/mptable.c trunk/src/mainboard/advansus/a785e-i/pmio.c trunk/src/mainboard/advansus/a785e-i/pmio.h trunk/src/mainboard/advansus/a785e-i/reset.c trunk/src/mainboard/advansus/a785e-i/resourcemap.c trunk/src/mainboard/advansus/a785e-i/romstage.c Modified: trunk/src/mainboard/Kconfig Modified: trunk/src/mainboard/Kconfig ============================================================================== --- trunk/src/mainboard/Kconfig Sat May 7 10:51:32 2011 (r6560) +++ trunk/src/mainboard/Kconfig Sat May 7 11:15:02 2011 (r6561) @@ -6,6 +6,8 @@ config VENDOR_ABIT bool "Abit" +config VENDOR_ADVANSUS + bool "Advansus" config VENDOR_ADVANTECH bool "Advantech" config VENDOR_AMD @@ -119,6 +121,7 @@ source "src/mainboard/a-trend/Kconfig" source "src/mainboard/abit/Kconfig" +source "src/mainboard/advansus/Kconfig" source "src/mainboard/advantech/Kconfig" source "src/mainboard/amd/Kconfig" source "src/mainboard/arima/Kconfig" Added: trunk/src/mainboard/advansus/Kconfig ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/Kconfig Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,35 @@ +## +## This file is part of the coreboot project. +## +## Copyright (C) 2011 Advanced Micro Devices, Inc. +## +## This program is free software; you can redistribute it and/or modify +## it under the terms of the GNU General Public License as published by +## the Free Software Foundation; version 2 of the License. +## +## This program is distributed in the hope that it will be useful, +## but WITHOUT ANY WARRANTY; without even the implied warranty of +## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the +## GNU General Public License for more details. +## +## You should have received a copy of the GNU General Public License +## along with this program; if not, write to the Free Software +## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA +## +if VENDOR_ADVANSUS + +choice + prompt "Mainboard model" + +config BOARD_ADVANSUS_A785E_I + bool "A785E-I" + +endchoice + +source "src/mainboard/advansus/a785e-i/Kconfig" + +config MAINBOARD_VENDOR + string + default "Advansus" + +endif # VENDOR_ADVANSUS Added: trunk/src/mainboard/advansus/a785e-i/Kconfig ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/Kconfig Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,112 @@ +if BOARD_ADVANSUS_A785E_I + +config BOARD_SPECIFIC_OPTIONS # dummy + def_bool y + select ARCH_X86 + select CPU_AMD_SOCKET_ASB2 + select DIMM_DDR3 + select DIMM_REGISTERED + select QRANK_DIMM_SUPPORT + select NORTHBRIDGE_AMD_AMDFAM10 + select SOUTHBRIDGE_AMD_RS780 + select SOUTHBRIDGE_AMD_CIMX_WRAPPER_SB800 + select SUPERIO_WINBOND_W83627HF #COM1, COM2 + #select SUPERIO_FINTEK_F81216AD #COM3, COM4 + select HAVE_BUS_CONFIG + select HAVE_OPTION_TABLE + select HAVE_PIRQ_TABLE + select HAVE_MAINBOARD_RESOURCES + select HAVE_HARD_RESET + select SB_HT_CHAIN_UNITID_OFFSET_ONLY + select LIFT_BSP_APIC_ID + select SERIAL_CPU_INIT + select AMDMCT + select HAVE_MP_TABLE + select HAVE_ACPI_TABLES + select BOARD_HAS_FADT + select GENERATE_ACPI_TABLES + select BOARD_ROMSIZE_KB_1024 + select RAMINIT_SYSINFO + select ENABLE_APIC_EXT_ID + select TINY_BOOTBLOCK + select GFXUMA + select HAVE_DEBUG_CAR + select SET_FIDVID + +config AMD_CIMX_SB800 + bool + default y + +config MAINBOARD_DIR + string + default advansus/a785e-i + +config APIC_ID_OFFSET + hex + default 0x0 + +config MAINBOARD_PART_NUMBER + string + default "A785E-I" + +config HW_MEM_HOLE_SIZEK + hex + default 0x100000 + +config MAX_CPUS + int + default 8 + +config MAX_PHYSICAL_CPUS + int + default 1 + +config HW_MEM_HOLE_SIZE_AUTO_INC + bool + default n + +config MEM_TRAIN_SEQ + int + default 2 + +config SB_HT_CHAIN_ON_BUS0 + int + default 1 + +config HT_CHAIN_END_UNITID_BASE + hex + default 0x1 + +config HT_CHAIN_UNITID_BASE + hex + default 0x0 + +config IRQ_SLOT_COUNT + int + default 11 + +config AMD_UCODE_PATCH_FILE + string + default "mc_patch_010000b6.h" + +config RAMTOP + hex + default 0x2000000 + +config HEAP_SIZE + hex + default 0xc0000 + +config RAMBASE + hex + default 0x200000 + +config VGA_BIOS_ID + string + default "1002,9712" + +config WARNINGS_ARE_ERRORS + bool + default n + +endif #BOARD_ADVANSUS_A785E_I Added: trunk/src/mainboard/advansus/a785e-i/Makefile.inc ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/Makefile.inc Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,19 @@ +#romstage-y += reset.c #FIXME romstage have include test_rest.c +romstage-y += pmio.c + +ramstage-y += reset.c +ramstage-y += pmio.c + +#SB800 CIMx share AGESA V5 lib code +ifneq ($(CONFIG_AMD_AGESA),y) + romstage-y += ../../../vendorcode/amd/agesa/Lib/amdlib.c + ramstage-y += ../../../vendorcode/amd/agesa/Lib/amdlib.c + + AGESA_INC := -Isrc/vendorcode/amd/agesa/ \ + -Isrc/vendorcode/amd/agesa/Include \ + -Isrc/vendorcode/amd/agesa/Proc/IDS/ \ + -Isrc/vendorcode/amd/agesa/Proc/CPU/ \ + -Isrc/vendorcode/amd/agesa/Proc/CPU/Family + + CFLAGS += $(AGESA_INC) +endif Added: trunk/src/mainboard/advansus/a785e-i/acpi/cpstate.asl ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/acpi/cpstate.asl Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,75 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +/* This file defines the processor and performance state capability + * for each core in the system. It is included into the DSDT for each + * core. It assumes that each core of the system has the same performance + * characteristics. +*/ +/* +DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001) + { + Scope (\_PR) { + Processor(CPU0,0,0x808,0x06) { + #include "cpstate.asl" + } + Processor(CPU1,1,0x0,0x0) { + #include "cpstate.asl" + } + Processor(CPU2,2,0x0,0x0) { + #include "cpstate.asl" + } + Processor(CPU3,3,0x0,0x0) { + #include "cpstate.asl" + } + } +*/ + /* P-state support: The maximum number of P-states supported by the */ + /* CPUs we'll use is 6. */ + /* Get from AMI BIOS. */ + Name(_PSS, Package(){ + Package () + { + 0x00000AF0, + 0x0000BF81, + 0x00000002, + 0x00000002, + 0x00000000, + 0x00000000 + }, + + Package () + { + 0x00000578, + 0x000076F2, + 0x00000002, + 0x00000002, + 0x00000001, + 0x00000001 + } + }) + + Name(_PCT, Package(){ + ResourceTemplate(){Register(FFixedHW, 0, 0, 0)}, + ResourceTemplate(){Register(FFixedHW, 0, 0, 0)} + }) + + Method(_PPC, 0){ + Return(0) + } Added: trunk/src/mainboard/advansus/a785e-i/acpi/ide.asl ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/acpi/ide.asl Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,244 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +/* +Scope (_SB) { + Device(PCI0) { + Device(IDEC) { + Name(_ADR, 0x00140001) + #include "ide.asl" + } + } +} +*/ + +/* Some timing tables */ +Name(UDTT, Package(){ /* Udma timing table */ + 120, 90, 60, 45, 30, 20, 15, 0 /* UDMA modes 0 -> 6 */ +}) + +Name(MDTT, Package(){ /* MWDma timing table */ + 480, 150, 120, 0 /* Legacy DMA modes 0 -> 2 */ +}) + +Name(POTT, Package(){ /* Pio timing table */ + 600, 390, 270, 180, 120, 0 /* PIO modes 0 -> 4 */ +}) + +/* Some timing register value tables */ +Name(MDRT, Package(){ /* MWDma timing register table */ + 0x77, 0x21, 0x20, 0xFF /* Legacy DMA modes 0 -> 2 */ +}) + +Name(PORT, Package(){ + 0x99, 0x47, 0x34, 0x22, 0x20, 0x99 /* PIO modes 0 -> 4 */ +}) + +OperationRegion(ICRG, PCI_Config, 0x40, 0x20) /* ide control registers */ + Field(ICRG, AnyAcc, NoLock, Preserve) +{ + PPTS, 8, /* Primary PIO Slave Timing */ + PPTM, 8, /* Primary PIO Master Timing */ + OFFSET(0x04), PMTS, 8, /* Primary MWDMA Slave Timing */ + PMTM, 8, /* Primary MWDMA Master Timing */ + OFFSET(0x08), PPCR, 8, /* Primary PIO Control */ + OFFSET(0x0A), PPMM, 4, /* Primary PIO master Mode */ + PPSM, 4, /* Primary PIO slave Mode */ + OFFSET(0x14), PDCR, 2, /* Primary UDMA Control */ + OFFSET(0x16), PDMM, 4, /* Primary UltraDMA Mode */ + PDSM, 4, /* Primary UltraDMA Mode */ +} + +Method(GTTM, 1) /* get total time*/ +{ + Store(And(Arg0, 0x0F), Local0) /* Recovery Width */ + Increment(Local0) + Store(ShiftRight(Arg0, 4), Local1) /* Command Width */ + Increment(Local1) + Return(Multiply(30, Add(Local0, Local1))) +} + +Device(PRID) +{ + Name (_ADR, Zero) + Method(_GTM, 0) + { + NAME(OTBF, Buffer(20) { /* out buffer */ + 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00 + }) + + CreateDwordField(OTBF, 0, PSD0) /* PIO spd0 */ + CreateDwordField(OTBF, 4, DSD0) /* DMA spd0 */ + CreateDwordField(OTBF, 8, PSD1) /* PIO spd1 */ + CreateDwordField(OTBF, 12, DSD1) /* DMA spd1 */ + CreateDwordField(OTBF, 16, BFFG) /* buffer flags */ + + /* Just return if the channel is disabled */ + If(And(PPCR, 0x01)) { /* primary PIO control */ + Return(OTBF) + } + + /* Always tell them independent timing available and IOChannelReady used on both drives */ + Or(BFFG, 0x1A, BFFG) + + Store(GTTM(PPTM), PSD0) /* save total time of primary PIO master timming to PIO spd0 */ + Store(GTTM(PPTS), PSD1) /* save total time of primary PIO slave Timing to PIO spd1 */ + + If(And(PDCR, 0x01)) { /* It's under UDMA mode */ + Or(BFFG, 0x01, BFFG) + Store(DerefOf(Index(UDTT, PDMM)), DSD0) + } + Else { + Store(GTTM(PMTM), DSD0) /* Primary MWDMA Master Timing, DmaSpd0 */ + } + + If(And(PDCR, 0x02)) { /* It's under UDMA mode */ + Or(BFFG, 0x04, BFFG) + Store(DerefOf(Index(UDTT, PDSM)), DSD1) + } + Else { + Store(GTTM(PMTS), DSD1) /* Primary MWDMA Slave Timing, DmaSpd0 */ + } + + Return(OTBF) /* out buffer */ + } /* End Method(_GTM) */ + + Method(_STM, 3, NotSerialized) + { + NAME(INBF, Buffer(20) { /* in buffer */ + 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, + 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00, 0x00, 0x00 + }) + + CreateDwordField(INBF, 0, PSD0) /* PIO spd0 */ + CreateDwordField(INBF, 4, DSD0) /* PIO spd0 */ + CreateDwordField(INBF, 8, PSD1) /* PIO spd1 */ + CreateDwordField(INBF, 12, DSD1) /* DMA spd1 */ + CreateDwordField(INBF, 16, BFFG) /*buffer flag */ + + Store(Match(POTT, MLE, PSD0, MTR, 0, 0), Local0) + Divide(Local0, 5, PPMM,) /* Primary PIO master Mode */ + Store(Match(POTT, MLE, PSD1, MTR, 0, 0), Local1) + Divide(Local1, 5, PPSM,) /* Primary PIO slave Mode */ + + Store(DerefOf(Index(PORT, Local0)), PPTM) /* Primary PIO Master Timing */ + Store(DerefOf(Index(PORT, Local1)), PPTS) /* Primary PIO Slave Timing */ + + If(And(BFFG, 0x01)) { /* Drive 0 is under UDMA mode */ + Store(Match(UDTT, MLE, DSD0, MTR, 0, 0), Local0) + Divide(Local0, 7, PDMM,) + Or(PDCR, 0x01, PDCR) + } + Else { + If(LNotEqual(DSD0, 0xFFFFFFFF)) { + Store(Match(MDTT, MLE, DSD0, MTR, 0, 0), Local0) + Store(DerefOf(Index(MDRT, Local0)), PMTM) + } + } + + If(And(BFFG, 0x04)) { /* Drive 1 is under UDMA mode */ + Store(Match(UDTT, MLE, DSD1, MTR, 0, 0), Local0) + Divide(Local0, 7, PDSM,) + Or(PDCR, 0x02, PDCR) + } + Else { + If(LNotEqual(DSD1, 0xFFFFFFFF)) { + Store(Match(MDTT, MLE, DSD1, MTR, 0, 0), Local0) + Store(DerefOf(Index(MDRT, Local0)), PMTS) + } + } + /* Return(INBF) */ + } /*End Method(_STM) */ + Device(MST) + { + Name(_ADR, 0) + Method(_GTF) { + Name(CMBF, Buffer(21) { + 0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF, + 0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF5 + }) + CreateByteField(CMBF, 1, POMD) + CreateByteField(CMBF, 8, DMMD) + CreateByteField(CMBF, 5, CMDA) + CreateByteField(CMBF, 12, CMDB) + CreateByteField(CMBF, 19, CMDC) + + Store(0xA0, CMDA) + Store(0xA0, CMDB) + Store(0xA0, CMDC) + + Or(PPMM, 0x08, POMD) + + If(And(PDCR, 0x01)) { + Or(PDMM, 0x40, DMMD) + } + Else { + Store(Match + (MDTT, MLE, GTTM(PMTM), + MTR, 0, 0), Local0) + If(LLess(Local0, 3)) { + Or(0x20, Local0, DMMD) + } + } + Return(CMBF) + } + } /* End Device(MST) */ + + Device(SLAV) + { + Name(_ADR, 1) + Method(_GTF) { + Name(CMBF, Buffer(21) { + 0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF, + 0x03, 0x00, 0x00, 0x00, 0x00, 0xFF, 0xEF, + 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0xF5 + }) + CreateByteField(CMBF, 1, POMD) + CreateByteField(CMBF, 8, DMMD) + CreateByteField(CMBF, 5, CMDA) + CreateByteField(CMBF, 12, CMDB) + CreateByteField(CMBF, 19, CMDC) + + Store(0xB0, CMDA) + Store(0xB0, CMDB) + Store(0xB0, CMDC) + + Or(PPSM, 0x08, POMD) + + If(And(PDCR, 0x02)) { + Or(PDSM, 0x40, DMMD) + } + Else { + Store(Match + (MDTT, MLE, GTTM(PMTS), + MTR, 0, 0), Local0) + If(LLess(Local0, 3)) { + Or(0x20, Local0, DMMD) + } + } + Return(CMBF) + } + } /* End Device(SLAV) */ +} Added: trunk/src/mainboard/advansus/a785e-i/acpi/routing.asl ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/acpi/routing.asl Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,398 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +/* +DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001 + ) + { + #include "routing.asl" + } +*/ + +/* Routing is in System Bus scope */ +Scope(\_SB) { + Name(PR0, Package(){ + /* NB devices */ + /* Bus 0, Dev 0 - RS780 Host Controller */ + /* Bus 0, Dev 1 - PCI Bridge for Internal Graphics */ + /* Bus 0, Dev 2 - PCIe Bridge for x8 PCIe Slot (GFX0) */ + Package(){0x0002FFFF, 0, INTC, 0 }, + Package(){0x0002FFFF, 1, INTD, 0 }, + Package(){0x0002FFFF, 2, INTA, 0 }, + Package(){0x0002FFFF, 3, INTB, 0 }, + /* Bus 0, Dev 3 - PCIe graphics port 1 bridge */ + /* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */ + Package(){0x0004FFFF, 0, INTA, 0 }, + Package(){0x0004FFFF, 1, INTB, 0 }, + Package(){0x0004FFFF, 2, INTC, 0 }, + Package(){0x0004FFFF, 3, INTD, 0 }, + /* Bus 0, Dev 5 - General purpose PCIe bridge 5 */ + /* Package(){0x0005FFFF, 0, INTB, 0 }, */ + /* Package(){0x0005FFFF, 1, INTC, 0 }, */ + /* Package(){0x0005FFFF, 2, INTD, 0 }, */ + /* Package(){0x0005FFFF, 3, INTA, 0 }, */ + /* Bus 0, Dev 6 - PCIe Bridge for Ethernet Chip */ + Package(){0x0006FFFF, 0, INTC, 0 }, + Package(){0x0006FFFF, 1, INTD, 0 }, + Package(){0x0006FFFF, 2, INTA, 0 }, + Package(){0x0006FFFF, 3, INTB, 0 }, + /* Bus 0, Dev 7 - PCIe Bridge for x1 PCIe Slot */ + Package(){0x0007FFFF, 0, INTD, 0 }, + Package(){0x0007FFFF, 1, INTA, 0 }, + Package(){0x0007FFFF, 2, INTB, 0 }, + Package(){0x0007FFFF, 3, INTC, 0 }, + + Package(){0x0009FFFF, 0, INTB, 0 }, + Package(){0x0009FFFF, 1, INTC, 0 }, + Package(){0x0009FFFF, 2, INTD, 0 }, + Package(){0x0009FFFF, 3, INTA, 0 }, + + Package(){0x000AFFFF, 0, INTC, 0 }, + Package(){0x000AFFFF, 1, INTD, 0 }, + Package(){0x000AFFFF, 2, INTA, 0 }, + Package(){0x000AFFFF, 3, INTB, 0 }, + + Package(){0x000BFFFF, 0, INTD, 0 }, + Package(){0x000BFFFF, 1, INTA, 0 }, + Package(){0x000BFFFF, 2, INTB, 0 }, + Package(){0x000BFFFF, 3, INTC, 0 }, + + Package(){0x000CFFFF, 0, INTA, 0 }, + Package(){0x000CFFFF, 1, INTB, 0 }, + Package(){0x000CFFFF, 2, INTC, 0 }, + Package(){0x000CFFFF, 3, INTD, 0 }, + + /* Bus 0, Funct 8 - Southbridge port (normally hidden) */ + + /* SB devices */ + /* Bus 0, Dev 17 - SATA controller #2 */ + /* Bus 0, Dev 18 - SATA controller #1 */ + Package(){0x0011FFFF, 0, INTD, 0 }, + + /* Bus 0, Dev 19 - USB: OHCI, dev 18,19 func 0-2, dev 20 func 5; + * EHCI, dev 18, 19 func 2 */ + Package(){0x0012FFFF, 0, INTC, 0 }, + Package(){0x0012FFFF, 1, INTB, 0 }, + + Package(){0x0013FFFF, 0, INTC, 0 }, + Package(){0x0013FFFF, 1, INTB, 0 }, + + Package(){0x0016FFFF, 0, INTC, 0 }, + Package(){0x0016FFFF, 1, INTB, 0 }, + + /* Package(){0x0014FFFF, 1, INTA, 0 }, */ + + /* Bus 0, Dev 20 - F0:SMBus/ACPI,F1:IDE;F2:HDAudio;F3:LPC;F4:PCIBridge;F5:USB */ + Package(){0x0014FFFF, 0, INTA, 0 }, + Package(){0x0014FFFF, 1, INTB, 0 }, + Package(){0x0014FFFF, 2, INTC, 0 }, + Package(){0x0014FFFF, 3, INTD, 0 }, + + Package(){0x0015FFFF, 0, INTA, 0 }, + Package(){0x0015FFFF, 1, INTB, 0 }, + Package(){0x0015FFFF, 2, INTC, 0 }, + Package(){0x0015FFFF, 3, INTD, 0 }, + }) + + Name(APR0, Package(){ + /* NB devices in APIC mode */ + /* Bus 0, Dev 0 - RS780 Host Controller */ + + /* Bus 0, Dev 1 - PCI Bridge for Internal Graphics */ + Package(){0x0001FFFF, 0, 0, 18 }, + package(){0x0001FFFF, 1, 0, 19 }, + + /* Bus 0, Dev 2 - PCIe Bridge for x8 PCIe Slot (GFX0) */ + Package(){0x0002FFFF, 0, 0, 18 }, + /* Package(){0x0002FFFF, 1, 0, 19 }, */ + /* Package(){0x0002FFFF, 2, 0, 16 }, */ + /* Package(){0x0002FFFF, 3, 0, 17 }, */ + + /* Bus 0, Dev 3 - PCIe graphics port 1 bridge */ + Package(){0x0003FFFF, 0, 0, 19 }, + + /* Bus 0, Dev 4 - PCIe Bridge for Express Card Slot */ + Package(){0x0004FFFF, 0, 0, 16 }, + /* Package(){0x0004FFFF, 1, 0, 17 }, */ + /* Package(){0x0004FFFF, 2, 0, 18 }, */ + /* Package(){0x0004FFFF, 3, 0, 19 }, */ + + /* Bus 0, Dev 5 - General purpose PCIe bridge 5 */ + /* Package(){0x0005FFFF, 0, 0, 17 }, */ + /* Package(){0x0005FFFF, 1, 0, 18 }, */ + /* Package(){0x0005FFFF, 2, 0, 19 }, */ + /* Package(){0x0005FFFF, 3, 0, 16 }, */ + + /* Bus 0, Dev 6 - General purpose PCIe bridge 6 */ + /* Package(){0x0006FFFF, 0, 0, 18 }, */ + /* Package(){0x0006FFFF, 1, 0, 19 }, */ + /* Package(){0x0006FFFF, 2, 0, 16 }, */ + /* Package(){0x0006FFFF, 3, 0, 17 }, */ + + /* Bus 0, Dev 7 - PCIe Bridge for network card */ + /* Package(){0x0007FFFF, 0, 0, 19 }, */ + /* Package(){0x0007FFFF, 1, 0, 16 }, */ + /* Package(){0x0007FFFF, 2, 0, 17 }, */ + /* Package(){0x0007FFFF, 3, 0, 18 }, */ + + /* Bus 0, Dev 9 - PCIe Bridge for network card */ + Package(){0x0009FFFF, 0, 0, 17 }, + /* Package(){0x0009FFFF, 1, 0, 16 }, */ + /* Package(){0x0009FFFF, 2, 0, 17 }, */ + /* Package(){0x0009FFFF, 3, 0, 18 }, */ + /* Bus 0, Dev A - PCIe Bridge for network card */ + Package(){0x000AFFFF, 0, 0, 18 }, + /* Package(){0x000AFFFF, 1, 0, 16 }, */ + /* Package(){0x000AFFFF, 2, 0, 17 }, */ + /* Package(){0x000AFFFF, 3, 0, 18 }, */ + /* Bus 0, Funct 8 - Southbridge port (normally hidden) */ + + /* SB devices in APIC mode */ + /* Bus 0, Dev 17 - SATA controller #2 */ + /* Bus 0, Dev 18 - SATA controller #1 */ + Package(){0x0011FFFF, 0, 0, 19 }, + + /* Bus 0, Dev 19 - USB: OHCI, dev 18,19 func 0-2, dev 20 func 5; + * EHCI, dev 18, 19 func 2 */ + Package(){0x0012FFFF, 0, 0, 18 }, + Package(){0x0012FFFF, 1, 0, 17 }, + /* Package(){0x0012FFFF, 2, 0, 18 }, */ + + Package(){0x0013FFFF, 0, 0, 18 }, + Package(){0x0013FFFF, 1, 0, 17 }, + /* Package(){0x0013FFFF, 2, 0, 16 }, */ + + /* Package(){0x00140000, 0, 0, 16 }, */ + + Package(){0x0016FFFF, 0, 0, 18 }, + Package(){0x0016FFFF, 1, 0, 17 }, + + /* Bus 0, Dev 20 - F0:SMBus/ACPI, F1:IDE; F2:HDAudio; F3:LPC; F4:PCIBridge; F5:USB */ + Package(){0x0014FFFF, 0, 0, 16 }, + Package(){0x0014FFFF, 1, 0, 17 }, + Package(){0x0014FFFF, 2, 0, 18 }, + Package(){0x0014FFFF, 3, 0, 19 }, + /* Package(){0x00140004, 2, 0, 18 }, */ + /* Package(){0x00140004, 3, 0, 19 }, */ + /* Package(){0x00140005, 1, 0, 17 }, */ + /* Package(){0x00140006, 1, 0, 17 }, */ + + /* TODO: pcie */ + Package(){0x0015FFFF, 0, 0, 16 }, + Package(){0x0015FFFF, 1, 0, 17 }, + Package(){0x0015FFFF, 2, 0, 18 }, + Package(){0x0015FFFF, 3, 0, 19 }, + }) + + Name(PR1, Package(){ + /* Internal graphics - RS780 VGA, Bus1, Dev5 */ + Package(){0x0005FFFF, 0, INTA, 0 }, + Package(){0x0005FFFF, 1, INTB, 0 }, + Package(){0x0005FFFF, 2, INTC, 0 }, + Package(){0x0005FFFF, 3, INTD, 0 }, + }) + Name(APR1, Package(){ + /* Internal graphics - RS780 VGA, Bus1, Dev5 */ + Package(){0x0005FFFF, 0, 0, 18 }, + Package(){0x0005FFFF, 1, 0, 19 }, + /* Package(){0x0005FFFF, 2, 0, 20 }, */ + /* Package(){0x0005FFFF, 3, 0, 17 }, */ + }) + + Name(PS2, Package(){ + /* The external GFX - Hooked to PCIe slot 2 */ + Package(){0x0000FFFF, 0, INTC, 0 }, + Package(){0x0000FFFF, 1, INTD, 0 }, + Package(){0x0000FFFF, 2, INTA, 0 }, + Package(){0x0000FFFF, 3, INTB, 0 }, + }) + Name(APS2, Package(){ + /* The external GFX - Hooked to PCIe slot 2 */ + Package(){0x0000FFFF, 0, 0, 18 }, + Package(){0x0000FFFF, 1, 0, 19 }, + Package(){0x0000FFFF, 2, 0, 16 }, + Package(){0x0000FFFF, 3, 0, 17 }, + }) + + Name(PS4, Package(){ + /* PCIe slot - Hooked to PCIe slot 4 */ + Package(){0x0000FFFF, 0, INTA, 0 }, + Package(){0x0000FFFF, 1, INTB, 0 }, + Package(){0x0000FFFF, 2, INTC, 0 }, + Package(){0x0000FFFF, 3, INTD, 0 }, + }) + Name(APS4, Package(){ + /* PCIe slot - Hooked to PCIe slot 4 */ + Package(){0x0000FFFF, 0, 0, 16 }, + Package(){0x0000FFFF, 1, 0, 17 }, + Package(){0x0000FFFF, 2, 0, 18 }, + Package(){0x0000FFFF, 3, 0, 19 }, + }) + + Name(PS5, Package(){ + /* PCIe slot - Hooked to PCIe slot 5 */ + Package(){0x0000FFFF, 0, INTB, 0 }, + Package(){0x0000FFFF, 1, INTC, 0 }, + Package(){0x0000FFFF, 2, INTD, 0 }, + Package(){0x0000FFFF, 3, INTA, 0 }, + }) + Name(APS5, Package(){ + /* PCIe slot - Hooked to PCIe slot 5 */ + Package(){0x0000FFFF, 0, 0, 17 }, + Package(){0x0000FFFF, 1, 0, 18 }, + Package(){0x0000FFFF, 2, 0, 19 }, + Package(){0x0000FFFF, 3, 0, 16 }, + }) + + Name(PS6, Package(){ + /* PCIe slot - Hooked to PCIe slot 6 */ + Package(){0x0000FFFF, 0, INTC, 0 }, + Package(){0x0000FFFF, 1, INTD, 0 }, + Package(){0x0000FFFF, 2, INTA, 0 }, + Package(){0x0000FFFF, 3, INTB, 0 }, + }) + Name(APS6, Package(){ + /* PCIe slot - Hooked to PCIe slot 6 */ + Package(){0x0000FFFF, 0, 0, 18 }, + Package(){0x0000FFFF, 1, 0, 19 }, + Package(){0x0000FFFF, 2, 0, 16 }, + Package(){0x0000FFFF, 3, 0, 17 }, + }) + + Name(PS7, Package(){ + /* The onboard Ethernet chip - Hooked to PCIe slot 7 */ + Package(){0x0000FFFF, 0, INTD, 0 }, + Package(){0x0000FFFF, 1, INTA, 0 }, + Package(){0x0000FFFF, 2, INTB, 0 }, + Package(){0x0000FFFF, 3, INTC, 0 }, + }) + Name(APS7, Package(){ + /* The onboard Ethernet chip - Hooked to PCIe slot 7 */ + Package(){0x0000FFFF, 0, 0, 19 }, + Package(){0x0000FFFF, 1, 0, 16 }, + Package(){0x0000FFFF, 2, 0, 17 }, + Package(){0x0000FFFF, 3, 0, 18 }, + }) + + Name(PS9, Package(){ + /* PCIe slot - Hooked to PCIe slot 9 */ + Package(){0x0000FFFF, 0, INTD, 0 }, + Package(){0x0000FFFF, 1, INTA, 0 }, + Package(){0x0000FFFF, 2, INTB, 0 }, + Package(){0x0000FFFF, 3, INTC, 0 }, + }) + Name(APS9, Package(){ + /* PCIe slot - Hooked to PCIe slot 9 */ + Package(){0x0000FFFF, 0, 0, 17 }, + Package(){0x0000FFFF, 1, 0, 18 }, + Package(){0x0000FFFF, 2, 0, 19 }, + Package(){0x0000FFFF, 3, 0, 16 }, + }) + + Name(PSa, Package(){ + /* PCIe slot - Hooked to PCIe slot 10 */ + Package(){0x0000FFFF, 0, INTD, 0 }, + Package(){0x0000FFFF, 1, INTA, 0 }, + Package(){0x0000FFFF, 2, INTB, 0 }, + Package(){0x0000FFFF, 3, INTC, 0 }, + }) + Name(APSa, Package(){ + /* PCIe slot - Hooked to PCIe slot 10 */ + Package(){0x0000FFFF, 0, 0, 18 }, + Package(){0x0000FFFF, 1, 0, 19 }, + Package(){0x0000FFFF, 2, 0, 16 }, + Package(){0x0000FFFF, 3, 0, 17 }, + }) + + Name(PE0, Package(){ + /* PCIe slot - Hooked to PCIe slot 10 */ + Package(){0x0000FFFF, 0, INTA, 0 }, + Package(){0x0000FFFF, 1, INTB, 0 }, + Package(){0x0000FFFF, 2, INTC, 0 }, + Package(){0x0000FFFF, 3, INTD, 0 }, + }) + Name(APE0, Package(){ + /* PCIe slot - Hooked to PCIe */ + Package(){0x0000FFFF, 0, 0, 16 }, + Package(){0x0000FFFF, 1, 0, 17 }, + Package(){0x0000FFFF, 2, 0, 18 }, + Package(){0x0000FFFF, 3, 0, 19 }, + }) + + Name(PE1, Package(){ + /* PCIe slot - Hooked to PCIe slot 10 */ + Package(){0x0000FFFF, 0, INTB, 0 }, + Package(){0x0000FFFF, 1, INTC, 0 }, + Package(){0x0000FFFF, 2, INTD, 0 }, + Package(){0x0000FFFF, 3, INTA, 0 }, + }) + Name(APE1, Package(){ + /* PCIe slot - Hooked to PCIe */ + Package(){0x0000FFFF, 0, 0, 17 }, + Package(){0x0000FFFF, 1, 0, 18 }, + Package(){0x0000FFFF, 2, 0, 19 }, + Package(){0x0000FFFF, 3, 0, 16 }, + }) + + Name(PE2, Package(){ + /* PCIe slot - Hooked to PCIe slot 10 */ + Package(){0x0000FFFF, 0, INTC, 0 }, + Package(){0x0000FFFF, 1, INTD, 0 }, + Package(){0x0000FFFF, 2, INTA, 0 }, + Package(){0x0000FFFF, 3, INTB, 0 }, + }) + Name(APE2, Package(){ + /* PCIe slot - Hooked to PCIe */ + Package(){0x0000FFFF, 0, 0, 18 }, + Package(){0x0000FFFF, 1, 0, 19 }, + Package(){0x0000FFFF, 2, 0, 16 }, + Package(){0x0000FFFF, 3, 0, 17 }, + }) + + Name(PE3, Package(){ + /* PCIe slot - Hooked to PCIe slot 10 */ + Package(){0x0000FFFF, 0, INTD, 0 }, + Package(){0x0000FFFF, 1, INTA, 0 }, + Package(){0x0000FFFF, 2, INTB, 0 }, + Package(){0x0000FFFF, 3, INTC, 0 }, + }) + Name(APE3, Package(){ + /* PCIe slot - Hooked to PCIe */ + Package(){0x0000FFFF, 0, 0, 19 }, + Package(){0x0000FFFF, 1, 0, 16 }, + Package(){0x0000FFFF, 2, 0, 17 }, + Package(){0x0000FFFF, 3, 0, 18 }, + }) + + Name(PCIB, Package(){ + /* PCI slots: slot 0, slot 1, slot 2 behind Dev14, Fun4. */ + Package(){0x0005FFFF, 0, 0, 0x14 }, + Package(){0x0005FFFF, 1, 0, 0x15 }, + Package(){0x0005FFFF, 2, 0, 0x16 }, + Package(){0x0005FFFF, 3, 0, 0x17 }, + Package(){0x0006FFFF, 0, 0, 0x15 }, + Package(){0x0006FFFF, 1, 0, 0x16 }, + Package(){0x0006FFFF, 2, 0, 0x17 }, + Package(){0x0006FFFF, 3, 0, 0x14 }, + Package(){0x0007FFFF, 0, 0, 0x16 }, + Package(){0x0007FFFF, 1, 0, 0x17 }, + Package(){0x0007FFFF, 2, 0, 0x14 }, + Package(){0x0007FFFF, 3, 0, 0x15 }, + }) +} Added: trunk/src/mainboard/advansus/a785e-i/acpi/sata.asl ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/acpi/sata.asl Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,149 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +/* simple name description */ + +/* +Scope (_SB) { + Device(PCI0) { + Device(SATA) { + Name(_ADR, 0x00110000) + #include "sata.asl" + } + } +} +*/ + +Name(STTM, Buffer(20) { + 0x78, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00, + 0x78, 0x00, 0x00, 0x00, 0x0f, 0x00, 0x00, 0x00, + 0x1f, 0x00, 0x00, 0x00 +}) + +/* Start by clearing the PhyRdyChg bits */ +Method(_INI) { + \_GPE._L1F() +} + +Device(PMRY) +{ + Name(_ADR, 0) + Method(_GTM, 0x0, NotSerialized) { + Return(STTM) + } + Method(_STM, 0x3, NotSerialized) {} + + Device(PMST) { + Name(_ADR, 0) + Method(_STA,0) { + if (LGreater(P0IS,0)) { + return (0x0F) /* sata is visible */ + } + else { + return (0x00) /* sata is missing */ + } + } + }/* end of PMST */ + + Device(PSLA) + { + Name(_ADR, 1) + Method(_STA,0) { + if (LGreater(P1IS,0)) { + return (0x0F) /* sata is visible */ + } + else { + return (0x00) /* sata is missing */ + } + } + } /* end of PSLA */ +} /* end of PMRY */ + + +Device(SEDY) +{ + Name(_ADR, 1) /* IDE Scondary Channel */ + Method(_GTM, 0x0, NotSerialized) { + Return(STTM) + } + Method(_STM, 0x3, NotSerialized) {} + + Device(SMST) + { + Name(_ADR, 0) + Method(_STA,0) { + if (LGreater(P2IS,0)) { + return (0x0F) /* sata is visible */ + } + else { + return (0x00) /* sata is missing */ + } + } + } /* end of SMST */ + + Device(SSLA) + { + Name(_ADR, 1) + Method(_STA,0) { + if (LGreater(P3IS,0)) { + return (0x0F) /* sata is visible */ + } + else { + return (0x00) /* sata is missing */ + } + } + } /* end of SSLA */ +} /* end of SEDY */ + +/* SATA Hot Plug Support */ +Scope(\_GPE) { + Method(_L1F,0x0,NotSerialized) { + if (\_SB.P0PR) { + if (LGreater(\_SB.P0IS,0)) { + sleep(32) + } + Notify(\_SB.PCI0.STCR.PMRY.PMST, 0x01) /* NOTIFY_DEVICE_CHECK */ + store(one, \_SB.P0PR) + } + + if (\_SB.P1PR) { + if (LGreater(\_SB.P1IS,0)) { + sleep(32) + } + Notify(\_SB.PCI0.STCR.PMRY.PSLA, 0x01) /* NOTIFY_DEVICE_CHECK */ + store(one, \_SB.P1PR) + } + + if (\_SB.P2PR) { + if (LGreater(\_SB.P2IS,0)) { + sleep(32) + } + Notify(\_SB.PCI0.STCR.SEDY.SMST, 0x01) /* NOTIFY_DEVICE_CHECK */ + store(one, \_SB.P2PR) + } + + if (\_SB.P3PR) { + if (LGreater(\_SB.P3IS,0)) { + sleep(32) + } + Notify(\_SB.PCI0.STCR.SEDY.SSLA, 0x01) /* NOTIFY_DEVICE_CHECK */ + store(one, \_SB.P3PR) + } + } +} Added: trunk/src/mainboard/advansus/a785e-i/acpi/usb.asl ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/acpi/usb.asl Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,161 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +/* simple name description */ +/* +DefinitionBlock ("DSDT.AML","DSDT",0x01,"XXXXXX","XXXXXXXX",0x00010001 + ) + { + #include "usb.asl" + } +*/ +Method(UCOC, 0) { + Sleep(20) + Store(0x13,CMTI) + Store(0,GPSL) +} + +/* USB Port 0 overcurrent uses Gpm 0 */ +If(LLessEqual(UOM0,9)) { + Scope (\_GPE) { + Method (_L13) { + UCOC() + if(LEqual(GPB0,PLC0)) { + Not(PLC0,PLC0) + Store(PLC0, \_SB.PT0D) + } + } + } +} + +/* USB Port 1 overcurrent uses Gpm 1 */ +If (LLessEqual(UOM1,9)) { + Scope (\_GPE) { + Method (_L14) { + UCOC() + if (LEqual(GPB1,PLC1)) { + Not(PLC1,PLC1) + Store(PLC1, \_SB.PT1D) + } + } + } +} + +/* USB Port 2 overcurrent uses Gpm 2 */ +If (LLessEqual(UOM2,9)) { + Scope (\_GPE) { + Method (_L15) { + UCOC() + if (LEqual(GPB2,PLC2)) { + Not(PLC2,PLC2) + Store(PLC2, \_SB.PT2D) + } + } + } +} + +/* USB Port 3 overcurrent uses Gpm 3 */ +If (LLessEqual(UOM3,9)) { + Scope (\_GPE) { + Method (_L16) { + UCOC() + if (LEqual(GPB3,PLC3)) { + Not(PLC3,PLC3) + Store(PLC3, \_SB.PT3D) + } + } + } +} + +/* USB Port 4 overcurrent uses Gpm 4 */ +If (LLessEqual(UOM4,9)) { + Scope (\_GPE) { + Method (_L19) { + UCOC() + if (LEqual(GPB4,PLC4)) { + Not(PLC4,PLC4) + Store(PLC4, \_SB.PT4D) + } + } + } +} + +/* USB Port 5 overcurrent uses Gpm 5 */ +If (LLessEqual(UOM5,9)) { + Scope (\_GPE) { + Method (_L1A) { + UCOC() + if (LEqual(GPB5,PLC5)) { + Not(PLC5,PLC5) + Store(PLC5, \_SB.PT5D) + } + } + } +} + +/* USB Port 6 overcurrent uses Gpm 6 */ +If (LLessEqual(UOM6,9)) { + Scope (\_GPE) { + /* Method (_L1C) { */ + Method (_L06) { + UCOC() + if (LEqual(GPB6,PLC6)) { + Not(PLC6,PLC6) + Store(PLC6, \_SB.PT6D) + } + } + } +} + +/* USB Port 7 overcurrent uses Gpm 7 */ +If (LLessEqual(UOM7,9)) { + Scope (\_GPE) { + /* Method (_L1D) { */ + Method (_L07) { + UCOC() + if (LEqual(GPB7,PLC7)) { + Not(PLC7,PLC7) + Store(PLC7, \_SB.PT7D) + } + } + } +} + +/* USB Port 8 overcurrent uses Gpm 8 */ +If (LLessEqual(UOM8,9)) { + Scope (\_GPE) { + Method (_L17) { + if (LEqual(G8IS,PLC8)) { + Not(PLC8,PLC8) + Store(PLC8, \_SB.PT8D) + } + } + } +} + +/* USB Port 9 overcurrent uses Gpm 9 */ +If (LLessEqual(UOM9,9)) { + Scope (\_GPE) { + Method (_L0E) { + if (LEqual(G9IS,0)) { + Store(1,\_SB.PT9D) + } + } + } +} Added: trunk/src/mainboard/advansus/a785e-i/acpi_tables.c ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/acpi_tables.c Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,274 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#include <console/console.h> +#include <string.h> +#include <arch/acpi.h> +#include <arch/ioapic.h> +#include <device/pci.h> +#include <device/pci_ids.h> +#include <cpu/x86/msr.h> +#include <cpu/amd/mtrr.h> +#include <cpu/amd/amdfam10_sysconf.h> + +#include "mb_sysconf.h" + +#define DUMP_ACPI_TABLES 0 + +#if DUMP_ACPI_TABLES == 1 +static void dump_mem(u32 start, u32 end) +{ + + u32 i; + print_debug("dump_mem:"); + for (i = start; i < end; i++) { + if ((i & 0xf) == 0) { + printk(BIOS_DEBUG, "\n%08x:", i); + } + printk(BIOS_DEBUG, " %02x", (u8)*((u8 *)i)); + } + print_debug("\n"); +} +#endif + +extern const unsigned char AmlCode[]; +extern const unsigned char AmlCode_ssdt[]; + +#if CONFIG_ACPI_SSDTX_NUM >= 1 +extern const unsigned char AmlCode_ssdt2[]; +extern const unsigned char AmlCode_ssdt3[]; +extern const unsigned char AmlCode_ssdt4[]; +extern const unsigned char AmlCode_ssdt5[]; +#endif + +unsigned long acpi_fill_mcfg(unsigned long current) +{ + /* Just a dummy */ + return current; +} + +unsigned long acpi_fill_madt(unsigned long current) +{ + /* create all subtables for processors */ + current = acpi_create_madt_lapics(current); + + /* Write SB800 IOAPIC, only one */ + current += acpi_create_madt_ioapic((acpi_madt_ioapic_t *) current, 2, + IO_APIC_ADDR, 0); + + current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *) + current, 0, 0, 2, 0); + current += acpi_create_madt_irqoverride((acpi_madt_irqoverride_t *) + current, 0, 9, 9, 0xF); + /* 0: mean bus 0--->ISA */ + /* 0: PIC 0 */ + /* 2: APIC 2 */ + /* 5 mean: 0101 --> Edige-triggered, Active high */ + + /* create all subtables for processors */ + /* current = acpi_create_madt_lapic_nmis(current, 5, 1); */ + /* 1: LINT1 connect to NMI */ + + return current; +} + +unsigned long write_acpi_tables(unsigned long start) +{ + unsigned long current; + acpi_rsdp_t *rsdp; + acpi_rsdt_t *rsdt; + acpi_hpet_t *hpet; + acpi_madt_t *madt; + acpi_srat_t *srat; + acpi_slit_t *slit; + acpi_fadt_t *fadt; + acpi_facs_t *facs; + acpi_header_t *dsdt; + acpi_header_t *ssdt; +#if CONFIG_ACPI_SSDTX_NUM >= 1 + acpi_header_t *ssdtx; + void *p; + int i; +#endif + + get_bus_conf(); /* it will get sblk, pci1234, hcdn, and sbdn */ + + /* Align ACPI tables to 16 bytes */ + start = (start + 0x0f) & -0x10; + current = start; + + printk(BIOS_INFO, "ACPI: Writing ACPI tables at %lx...\n", start); + + /* We need at least an RSDP and an RSDT Table */ + rsdp = (acpi_rsdp_t *) current; + current += sizeof(acpi_rsdp_t); + rsdt = (acpi_rsdt_t *) current; + current += sizeof(acpi_rsdt_t); + + /* clear all table memory */ + memset((void *)start, 0, current - start); + + acpi_write_rsdp(rsdp, rsdt, NULL); + acpi_write_rsdt(rsdt); + + /* + * We explicitly add these tables later on: + */ + current = ( current + 0x07) & -0x08; + printk(BIOS_DEBUG, "ACPI: * HPET at %lx\n", current); + hpet = (acpi_hpet_t *) current; + current += sizeof(acpi_hpet_t); + acpi_create_hpet(hpet); + acpi_add_table(rsdp, hpet); + + /* If we want to use HPET Timers Linux wants an MADT */ + current = ( current + 0x07) & -0x08; + printk(BIOS_DEBUG, "ACPI: * MADT at %lx\n",current); + madt = (acpi_madt_t *) current; + acpi_create_madt(madt); + current += madt->header.length; + acpi_add_table(rsdp, madt); + + /* SRAT */ + current = ( current + 0x07) & -0x08; + printk(BIOS_DEBUG, "ACPI: * SRAT at %lx\n", current); + srat = (acpi_srat_t *) current; + acpi_create_srat(srat); + current += srat->header.length; + acpi_add_table(rsdp, srat); + + /* SLIT */ + current = ( current + 0x07) & -0x08; + printk(BIOS_DEBUG, "ACPI: * SLIT at %lx\n", current); + slit = (acpi_slit_t *) current; + acpi_create_slit(slit); + current += slit->header.length; + acpi_add_table(rsdp, slit); + + /* SSDT */ + current = ( current + 0x0f) & -0x10; + printk(BIOS_DEBUG, "ACPI: * SSDT at %lx\n", current); + ssdt = (acpi_header_t *)current; + memcpy(ssdt, &AmlCode_ssdt, sizeof(acpi_header_t)); + current += ssdt->length; + memcpy(ssdt, &AmlCode_ssdt, ssdt->length); + //Here you need to set value in pci1234, sblk and sbdn in get_bus_conf.c + update_ssdt((void*)ssdt); + /* recalculate checksum */ + ssdt->checksum = 0; + ssdt->checksum = acpi_checksum((unsigned char *)ssdt,ssdt->length); + acpi_add_table(rsdp,ssdt); + + printk(BIOS_DEBUG, "ACPI: * SSDT for PState at %lx\n", current); + current = acpi_add_ssdt_pstates(rsdp, current); + +#if CONFIG_ACPI_SSDTX_NUM >= 1 + + /* same htio, but different position? We may have to copy, + change HCIN, and recalculate the checknum and add_table */ + + for(i=1;i<sysconf.hc_possible_num;i++) { // 0: is hc sblink + if((sysconf.pci1234[i] & 1) != 1 ) continue; + u8 c; + if (i < 7) { + c = (u8) ('4' + i - 1); + } else { + c = (u8) ('A' + i - 1 - 6); + } + current = ( current + 0x07) & -0x08; + printk(BIOS_DEBUG, "ACPI: * SSDT for PCI%c at %lx\n", c, current); //pci0 and pci1 are in dsdt + ssdtx = (acpi_header_t *)current; + switch (sysconf.hcid[i]) { + case 1: + p = &AmlCode_ssdt2; + break; + case 2: + p = &AmlCode_ssdt3; + break; + case 3: /* 8131 */ + p = &AmlCode_ssdt4; + break; + default: + /* HTX no io apic */ + p = &AmlCode_ssdt5; + break; + } + memcpy(ssdtx, p, sizeof(acpi_header_t)); + current += ssdtx->length; + memcpy(ssdtx, p, ssdtx->length); + update_ssdtx((void *)ssdtx, i); + ssdtx->checksum = 0; + ssdtx->checksum = acpi_checksum((u8 *)ssdtx, ssdtx->length); + acpi_add_table(rsdp, ssdtx); + } +#endif + + /* DSDT */ + current = ( current + 0x07) & -0x08; + printk(BIOS_DEBUG, "ACPI: * DSDT at %lx\n", current); + dsdt = (acpi_header_t *)current; // it will used by fadt + memcpy(dsdt, &AmlCode, sizeof(acpi_header_t)); + current += dsdt->length; + memcpy(dsdt, &AmlCode, dsdt->length); + printk(BIOS_DEBUG, "ACPI: * DSDT @ %p Length %x\n",dsdt,dsdt->length); + + /* FACS */ // it needs 64 bit alignment + current = ( current + 0x07) & -0x08; + printk(BIOS_DEBUG, "ACPI: * FACS at %lx\n", current); + facs = (acpi_facs_t *) current; // it will be used by fadt + current += sizeof(acpi_facs_t); + acpi_create_facs(facs); + + /* FDAT */ +#if CONFIG_BOARD_HAS_FADT == 1 + current = ( current + 0x07) & -0x08; + printk(BIOS_DEBUG, "ACPI: * FADT at %lx\n", current); + fadt = (acpi_fadt_t *) current; + current += sizeof(acpi_fadt_t); + + acpi_create_fadt(fadt, facs, dsdt); + acpi_add_table(rsdp, fadt); +#endif + +#if DUMP_ACPI_TABLES == 1 + printk(BIOS_DEBUG, "rsdp\n"); + dump_mem(rsdp, ((void *)rsdp) + sizeof(acpi_rsdp_t)); + + printk(BIOS_DEBUG, "rsdt\n"); + dump_mem(rsdt, ((void *)rsdt) + sizeof(acpi_rsdt_t)); + + printk(BIOS_DEBUG, "madt\n"); + dump_mem(madt, ((void *)madt) + madt->header.length); + + printk(BIOS_DEBUG, "srat\n"); + dump_mem(srat, ((void *)srat) + srat->header.length); + + printk(BIOS_DEBUG, "slit\n"); + dump_mem(slit, ((void *)slit) + slit->header.length); + + printk(BIOS_DEBUG, "ssdt\n"); + dump_mem(ssdt, ((void *)ssdt) + ssdt->length); + + printk(BIOS_DEBUG, "fadt\n"); + dump_mem(fadt, ((void *)fadt) + fadt->header.length); +#endif + + printk(BIOS_INFO, "ACPI: done.\n"); + return current; +} Added: trunk/src/mainboard/advansus/a785e-i/chip.h ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/chip.h Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,22 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +extern struct chip_operations mainboard_ops; + +struct mainboard_config {}; Added: trunk/src/mainboard/advansus/a785e-i/cmos.layout ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/cmos.layout Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,98 @@ +entries + +#start-bit length config config-ID name +#0 8 r 0 seconds +#8 8 r 0 alarm_seconds +#16 8 r 0 minutes +#24 8 r 0 alarm_minutes +#32 8 r 0 hours +#40 8 r 0 alarm_hours +#48 8 r 0 day_of_week +#56 8 r 0 day_of_month +#64 8 r 0 month +#72 8 r 0 year +#80 4 r 0 rate_select +#84 3 r 0 REF_Clock +#87 1 r 0 UIP +#88 1 r 0 auto_switch_DST +#89 1 r 0 24_hour_mode +#90 1 r 0 binary_values_enable +#91 1 r 0 square-wave_out_enable +#92 1 r 0 update_finished_enable +#93 1 r 0 alarm_interrupt_enable +#94 1 r 0 periodic_interrupt_enable +#95 1 r 0 disable_clock_updates +#96 288 r 0 temporary_filler +0 384 r 0 reserved_memory +384 1 e 4 boot_option +385 1 e 4 last_boot +386 1 e 1 ECC_memory +388 4 r 0 reboot_bits +392 3 e 5 baud_rate +395 1 e 1 hw_scrubber +396 1 e 1 interleave_chip_selects +397 2 e 8 max_mem_clock +399 1 e 2 multi_core +400 1 e 1 power_on_after_fail +412 4 e 6 debug_level +416 4 e 7 boot_first +420 4 e 7 boot_second +424 4 e 7 boot_third +428 4 h 0 boot_index +432 8 h 0 boot_countdown +440 4 e 9 slow_cpu +444 1 e 1 nmi +445 1 e 1 iommu +728 256 h 0 user_data +984 16 h 0 check_sum +# Reserve the extended AMD configuration registers +1000 24 r 0 amd_reserved + + + +enumerations + +#ID value text +1 0 Disable +1 1 Enable +2 0 Enable +2 1 Disable +4 0 Fallback +4 1 Normal +5 0 115200 +5 1 57600 +5 2 38400 +5 3 19200 +5 4 9600 +5 5 4800 +5 6 2400 +5 7 1200 +6 6 Notice +6 7 Info +6 8 Debug +6 9 Spew +7 0 Network +7 1 HDD +7 2 Floppy +7 8 Fallback_Network +7 9 Fallback_HDD +7 10 Fallback_Floppy +#7 3 ROM +8 0 400Mhz +8 1 333Mhz +8 2 266Mhz +8 3 200Mhz +9 0 off +9 1 87.5% +9 2 75.0% +9 3 62.5% +9 4 50.0% +9 5 37.5% +9 6 25.0% +9 7 12.5% + +checksums + +checksum 392 983 984 + + Added: trunk/src/mainboard/advansus/a785e-i/devicetree.cb ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/devicetree.cb Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,124 @@ +# sample config for advansus/A785E-I +chip northbridge/amd/amdfam10/root_complex + device lapic_cluster 0 on + chip cpu/amd/socket_ASB2 #L1 and DDR3 + device lapic 0 on end + end + end + device pci_domain 0 on + subsystemid 0x1612 0x3060 inherit #TODO: Set the correctly subsystem id. + chip northbridge/amd/amdfam10 + device pci 18.0 on # northbridge + chip southbridge/amd/rs780 + device pci 0.0 on end # HT 0x9600 + device pci 1.0 on end # Internal Graphics P2P bridge 0x9712 + device pci 2.0 on end # PCIE P2P bridge (external graphics) 0x9603 + device pci 3.0 off end # PCIE P2P bridge 0x960b + device pci 4.0 on end # PCIE P2P bridge 0x9604 wireless + device pci 5.0 off end # PCIE P2P bridge 0x9605 + device pci 6.0 off end # PCIE P2P bridge 0x9606 + device pci 7.0 off end # PCIE P2P bridge 0x9607 + device pci 8.0 off end # NB/SB Link P2P bridge + device pci 9.0 on end # Ethernet + device pci a.0 on end # Ethernet + register "gppsb_configuration" = "4" # Configuration E + register "gpp_configuration" = "3" # Configuration D + register "port_enable" = "0x6f6" + register "gfx_dev2_dev3" = "0" + register "gfx_dual_slot" = "0" + register "gfx_lane_reversal" = "0" + register "gfx_compliance" = "0" + register "gfx_reconfiguration" = "1" + register "gfx_link_width" = "0" + register "gfx_tmds" = "1" + register "gfx_pcie_config" = "3" # 1x8 GFX on Lanes 8-15 + register "gfx_ddi_config" = "1" # Lanes 0-3 DDI_SL + end + chip southbridge/amd/cimx_wrapper/sb800 # it is under NB/SB Link, but on the same pci bus + device pci 11.0 on end # SATA + device pci 12.0 on end # USB + device pci 12.2 on end # USB + device pci 13.0 on end # USB + device pci 13.2 on end # USB + device pci 14.0 on # SM + chip drivers/generic/generic #dimm 0-0-0 + device i2c 50 on end + end + chip drivers/generic/generic #dimm 0-0-1 + device i2c 51 on end + end + chip drivers/generic/generic #dimm 0-1-0 + device i2c 52 on end + end + chip drivers/generic/generic #dimm 0-1-1 + device i2c 53 on end + end + end # SM + device pci 14.1 on end # IDE 0x439c + device pci 14.2 on end # HDA 0x4383 + device pci 14.3 on + chip superio/winbond/w83627hf + device pnp 2e.0 off # Floppy + io 0x60 = 0x3f0 + irq 0x70 = 6 + drq 0x74 = 2 + end + device pnp 2e.1 off # Parallel Port + io 0x60 = 0x378 + irq 0x70 = 7 + end + device pnp 2e.2 on # Com1 + io 0x60 = 0x3f8 + irq 0x70 = 4 + end + device pnp 2e.3 on # Com2 + io 0x60 = 0x2f8 + irq 0x70 = 3 + end + device pnp 2e.5 on # Keyboard + io 0x60 = 0x60 + io 0x62 = 0x64 + irq 0x70 = 1 + irq 0x72 = 12 + end + device pnp 2e.6 off # SFI + io 0x62 = 0x100 + end + device pnp 2e.7 off # GPIO_GAME_MIDI + io 0x60 = 0x220 + io 0x62 = 0x300 + irq 0x70 = 9 + end + device pnp 2e.8 off end # WDTO_PLED + device pnp 2e.9 off end # GPIO_SUSLED + device pnp 2e.a off end # ACPI + device pnp 2e.b on # HW Monitor + io 0x60 = 0x290 + irq 0x70 = 5 + end + end #superio/winbond/w83627hf + end # LPC 0x439d + device pci 14.4 off end # PCI 0x4384 # PCI-b conflict with GPIO. + device pci 14.5 on end # USB 2 + device pci 14.6 off end # Gec + device pci 15.0 on end # PCIe 0 + device pci 15.1 on end # PCIe 1 + device pci 15.2 on end # PCIe 2 + device pci 15.3 on end # PCIe 3 + device pci 16.0 on end # USB + device pci 16.2 on end # USB + #register "gpp_configuration" = "0" #4:0:0:0 + #register "gpp_configuration" = "2" #2:2:0:0 + #register "gpp_configuration" = "3" #2:1:1:0 + register "gpp_configuration" = "4" #1:1:1:1 + register "boot_switch_sata_ide" = "0" # 0: boot from SATA. 1: IDE + end #southbridge/amd/cimx_wrapper/sb800 + end # device pci 18.0 + + device pci 18.1 on end + device pci 18.2 on end + device pci 18.3 on end + device pci 18.4 on end + end + end #pci_domain +end Added: trunk/src/mainboard/advansus/a785e-i/dsdt.asl ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/dsdt.asl Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,1824 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +/* DefinitionBlock Statement */ +DefinitionBlock ( + "DSDT.AML", /* Output filename */ + "DSDT", /* Signature */ + 0x02, /* DSDT Revision, needs to be 2 for 64bit */ + "ADVANSUS", /* OEMID */ + "A785E-I ", /* TABLE ID */ + 0x00010001 /* OEM Revision */ + ) +{ /* Start of ASL file */ + /* #include "../../../arch/x86/acpi/debug.asl" */ /* Include global debug methods if needed */ + + /* Data to be patched by the BIOS during POST */ + /* FIXME the patching is not done yet! */ + /* Memory related values */ + Name(LOMH, 0x0) /* Start of unused memory in C0000-E0000 range */ + Name(PBAD, 0x0) /* Address of BIOS area (If TOM2 != 0, Addr >> 16) */ + Name(PBLN, 0x0) /* Length of BIOS area */ + + Name(PCBA, 0xE0000000) /* Base address of PCIe config space */ + Name(HPBA, 0xFED00000) /* Base address of HPET table */ + + Name(SSFG, 0x0D) /* S1 support: bit 0, S2 Support: bit 1, etc. S0 & S5 assumed */ + + /* USB overcurrent mapping pins. */ + Name(UOM0, 0) + Name(UOM1, 2) + Name(UOM2, 0) + Name(UOM3, 7) + Name(UOM4, 2) + Name(UOM5, 2) + Name(UOM6, 6) + Name(UOM7, 2) + Name(UOM8, 6) + Name(UOM9, 6) + + /* Some global data */ + Name(OSTP, 3) /* Assume nothing. WinXp = 1, Vista = 2, Linux = 3, WinCE = 4 */ + Name(OSV, Ones) /* Assume nothing */ + Name(PMOD, One) /* Assume APIC */ + + /* + * Processor Object + * + */ + Scope (\_PR) { /* define processor scope */ + Processor( + CPU0, /* name space name */ + 0, /* Unique number for this processor */ + 0x808, /* PBLK system I/O address !hardcoded! */ + 0x06 /* PBLKLEN for boot processor */ + ) { + #include "acpi/cpstate.asl" + } + + Processor( + CPU1, /* name space name */ + 1, /* Unique number for this processor */ + 0x0000, /* PBLK system I/O address !hardcoded! */ + 0x00 /* PBLKLEN for boot processor */ + ) { + #include "acpi/cpstate.asl" + } + + Processor( + CPU2, /* name space name */ + 2, /* Unique number for this processor */ + 0x0000, /* PBLK system I/O address !hardcoded! */ + 0x00 /* PBLKLEN for boot processor */ + ) { + #include "acpi/cpstate.asl" + } + + Processor( + CPU3, /* name space name */ + 3, /* Unique number for this processor */ + 0x0000, /* PBLK system I/O address !hardcoded! */ + 0x00 /* PBLKLEN for boot processor */ + ) { + #include "acpi/cpstate.asl" + } + } /* End _PR scope */ + + /* PIC IRQ mapping registers, C00h-C01h. */ + OperationRegion(PRQM, SystemIO, 0x00000C00, 0x00000002) + Field(PRQM, ByteAcc, NoLock, Preserve) { + PRQI, 0x00000008, + PRQD, 0x00000008, /* Offset: 1h */ + } + IndexField(PRQI, PRQD, ByteAcc, NoLock, Preserve) { + PIRA, 0x00000008, /* Index 0 */ + PIRB, 0x00000008, /* Index 1 */ + PIRC, 0x00000008, /* Index 2 */ + PIRD, 0x00000008, /* Index 3 */ + PIRE, 0x00000008, /* Index 4 */ + PIRF, 0x00000008, /* Index 5 */ + PIRG, 0x00000008, /* Index 6 */ + PIRH, 0x00000008, /* Index 7 */ + } + + /* PCI Error control register */ + OperationRegion(PERC, SystemIO, 0x00000C14, 0x00000001) + Field(PERC, ByteAcc, NoLock, Preserve) { + SENS, 0x00000001, + PENS, 0x00000001, + SENE, 0x00000001, + PENE, 0x00000001, + } + + /* Client Management index/data registers */ + OperationRegion(CMT, SystemIO, 0x00000C50, 0x00000002) + Field(CMT, ByteAcc, NoLock, Preserve) { + CMTI, 8, + /* Client Management Data register */ + G64E, 1, + G64O, 1, + G32O, 2, + , 2, + GPSL, 2, + } + + /* GPM Port register */ + OperationRegion(GPT, SystemIO, 0x00000C52, 0x00000001) + Field(GPT, ByteAcc, NoLock, Preserve) { + GPB0,1, + GPB1,1, + GPB2,1, + GPB3,1, + GPB4,1, + GPB5,1, + GPB6,1, + GPB7,1, + } + + /* Flash ROM program enable register */ + OperationRegion(FRE, SystemIO, 0x00000C6F, 0x00000001) + Field(FRE, ByteAcc, NoLock, Preserve) { + , 0x00000006, + FLRE, 0x00000001, + } + + /* PM2 index/data registers */ + OperationRegion(PM2R, SystemIO, 0x00000CD0, 0x00000002) + Field(PM2R, ByteAcc, NoLock, Preserve) { + PM2I, 0x00000008, + PM2D, 0x00000008, + } + + /* Power Management I/O registers, TODO:PMIO is quite different in SB800. */ + OperationRegion(PIOR, SystemIO, 0x00000CD6, 0x00000002) + Field(PIOR, ByteAcc, NoLock, Preserve) { + PIOI, 0x00000008, + PIOD, 0x00000008, + } + IndexField (PIOI, PIOD, ByteAcc, NoLock, Preserve) { + Offset(0x00), /* MiscControl */ + , 1, + T1EE, 1, + T2EE, 1, + Offset(0x01), /* MiscStatus */ + , 1, + T1E, 1, + T2E, 1, + Offset(0x04), /* SmiWakeUpEventEnable3 */ + , 7, + SSEN, 1, + Offset(0x07), /* SmiWakeUpEventStatus3 */ + , 7, + CSSM, 1, + Offset(0x10), /* AcpiEnable */ + , 6, + PWDE, 1, + Offset(0x1C), /* ProgramIoEnable */ + , 3, + MKME, 1, + IO3E, 1, + IO2E, 1, + IO1E, 1, + IO0E, 1, + Offset(0x1D), /* IOMonitorStatus */ + , 3, + MKMS, 1, + IO3S, 1, + IO2S, 1, + IO1S, 1, + IO0S,1, + Offset(0x20), /* AcpiPmEvtBlk. TODO: should be 0x60 */ + APEB, 16, + Offset(0x36), /* GEvtLevelConfig */ + , 6, + ELC6, 1, + ELC7, 1, + Offset(0x37), /* GPMLevelConfig0 */ + , 3, + PLC0, 1, + PLC1, 1, + PLC2, 1, + PLC3, 1, + PLC8, 1, + Offset(0x38), /* GPMLevelConfig1 */ + , 1, + PLC4, 1, + PLC5, 1, + , 1, + PLC6, 1, + PLC7, 1, + Offset(0x3B), /* PMEStatus1 */ + GP0S, 1, + GM4S, 1, + GM5S, 1, + APS, 1, + GM6S, 1, + GM7S, 1, + GP2S, 1, + STSS, 1, + Offset(0x55), /* SoftPciRst */ + SPRE, 1, + , 1, + , 1, + PNAT, 1, + PWMK, 1, + PWNS, 1, + + /* Offset(0x61), */ /* Options_1 */ + /* ,7, */ + /* R617,1, */ + + Offset(0x65), /* UsbPMControl */ + , 4, + URRE, 1, + Offset(0x68), /* MiscEnable68 */ + , 3, + TMTE, 1, + , 1, + Offset(0x92), /* GEVENTIN */ + , 7, + E7IS, 1, + Offset(0x96), /* GPM98IN */ + G8IS, 1, + G9IS, 1, + Offset(0x9A), /* EnhanceControl */ + ,7, + HPDE, 1, + Offset(0xA8), /* PIO7654Enable */ + IO4E, 1, + IO5E, 1, + IO6E, 1, + IO7E, 1, + Offset(0xA9), /* PIO7654Status */ + IO4S, 1, + IO5S, 1, + IO6S, 1, + IO7S, 1, + } + + /* PM1 Event Block + * First word is PM1_Status, Second word is PM1_Enable + */ + OperationRegion(P1EB, SystemIO, APEB, 0x04) + Field(P1EB, ByteAcc, NoLock, Preserve) { + TMST, 1, + , 3, + BMST, 1, + GBST, 1, + Offset(0x01), + PBST, 1, + , 1, + RTST, 1, + , 3, + PWST, 1, + SPWS, 1, + Offset(0x02), + TMEN, 1, + , 4, + GBEN, 1, + Offset(0x03), + PBEN, 1, + , 1, + RTEN, 1, + , 3, + PWDA, 1, + } + + Scope(\_SB) { + /* PCIe Configuration Space for 16 busses */ + OperationRegion(PCFG, SystemMemory, PCBA, 0x01000000) /* Each bus consumes 1MB */ + Field(PCFG, ByteAcc, NoLock, Preserve) { + /* Byte offsets are computed using the following technique: + * ((bus number + 1) * ((device number * 8) * 4096)) + register offset + * The 8 comes from 8 functions per device, and 4096 bytes per function config space + */ + Offset(0x00088024), /* Byte offset to SATA register 24h - Bus 0, Device 17, Function 0 */ + STB5, 32, + Offset(0x00098042), /* Byte offset to OHCI0 register 42h - Bus 0, Device 19, Function 0 */ + PT0D, 1, + PT1D, 1, + PT2D, 1, + PT3D, 1, + PT4D, 1, + PT5D, 1, + PT6D, 1, + PT7D, 1, + PT8D, 1, + PT9D, 1, + Offset(0x000A0004), /* Byte offset to SMBUS register 4h - Bus 0, Device 20, Function 0 */ + SBIE, 1, + SBME, 1, + Offset(0x000A0008), /* Byte offset to SMBUS register 8h - Bus 0, Device 20, Function 0 */ + SBRI, 8, + Offset(0x000A0014), /* Byte offset to SMBUS register 14h - Bus 0, Device 20, Function 0 */ + SBB1, 32, + Offset(0x000A0078), /* Byte offset to SMBUS register 78h - Bus 0, Device 20, Function 0 */ + ,14, + P92E, 1, /* Port92 decode enable */ + } + + OperationRegion(SB5, SystemMemory, STB5, 0x1000) + Field(SB5, AnyAcc, NoLock, Preserve){ + /* Port 0 */ + Offset(0x120), /* Port 0 Task file status */ + P0ER, 1, + , 2, + P0DQ, 1, + , 3, + P0BY, 1, + Offset(0x128), /* Port 0 Serial ATA status */ + P0DD, 4, + , 4, + P0IS, 4, + Offset(0x12C), /* Port 0 Serial ATA control */ + P0DI, 4, + Offset(0x130), /* Port 0 Serial ATA error */ + , 16, + P0PR, 1, + + /* Port 1 */ + offset(0x1A0), /* Port 1 Task file status */ + P1ER, 1, + , 2, + P1DQ, 1, + , 3, + P1BY, 1, + Offset(0x1A8), /* Port 1 Serial ATA status */ + P1DD, 4, + , 4, + P1IS, 4, + Offset(0x1AC), /* Port 1 Serial ATA control */ + P1DI, 4, + Offset(0x1B0), /* Port 1 Serial ATA error */ + , 16, + P1PR, 1, + + /* Port 2 */ + Offset(0x220), /* Port 2 Task file status */ + P2ER, 1, + , 2, + P2DQ, 1, + , 3, + P2BY, 1, + Offset(0x228), /* Port 2 Serial ATA status */ + P2DD, 4, + , 4, + P2IS, 4, + Offset(0x22C), /* Port 2 Serial ATA control */ + P2DI, 4, + Offset(0x230), /* Port 2 Serial ATA error */ + , 16, + P2PR, 1, + + /* Port 3 */ + Offset(0x2A0), /* Port 3 Task file status */ + P3ER, 1, + , 2, + P3DQ, 1, + , 3, + P3BY, 1, + Offset(0x2A8), /* Port 3 Serial ATA status */ + P3DD, 4, + , 4, + P3IS, 4, + Offset(0x2AC), /* Port 3 Serial ATA control */ + P3DI, 4, + Offset(0x2B0), /* Port 3 Serial ATA error */ + , 16, + P3PR, 1, + } + } + + + #include "acpi/routing.asl" + + Scope(\_SB) { + + Method(CkOT, 0){ + + if(LNotEqual(OSTP, Ones)) {Return(OSTP)} /* OS version was already detected */ + + if(CondRefOf(\_OSI,Local1)) + { + Store(1, OSTP) /* Assume some form of XP */ + if (\_OSI("Windows 2006")) /* Vista */ + { + Store(2, OSTP) + } + } else { + If(WCMP(\_OS,"Linux")) { + Store(3, OSTP) /* Linux */ + } Else { + Store(4, OSTP) /* Gotta be WinCE */ + } + } + Return(OSTP) + } + + Method(_PIC, 0x01, NotSerialized) + { + If (Arg0) + { + \_SB.CIRQ() + } + Store(Arg0, PMOD) + } + Method(CIRQ, 0x00, NotSerialized){ + Store(0, PIRA) + Store(0, PIRB) + Store(0, PIRC) + Store(0, PIRD) + Store(0, PIRE) + Store(0, PIRF) + Store(0, PIRG) + Store(0, PIRH) + } + + Name(IRQB, ResourceTemplate(){ + IRQ(Level,ActiveLow,Shared){15} + }) + + Name(IRQP, ResourceTemplate(){ + IRQ(Level,ActiveLow,Exclusive){3, 4, 5, 7, 10, 11, 12, 15} + }) + + Name(PITF, ResourceTemplate(){ + IRQ(Level,ActiveLow,Exclusive){9} + }) + + Device(INTA) { + Name(_HID, EISAID("PNP0C0F")) + Name(_UID, 1) + + Method(_STA, 0) { + if (PIRA) { + Return(0x0B) /* sata is invisible */ + } else { + Return(0x09) /* sata is disabled */ + } + } /* End Method(_SB.INTA._STA) */ + + Method(_DIS ,0) { + /* DBGO("\\_SB\\LNKA\\_DIS\n") */ + Store(0, PIRA) + } /* End Method(_SB.INTA._DIS) */ + + Method(_PRS ,0) { + /* DBGO("\\_SB\\LNKA\\_PRS\n") */ + Return(IRQP) + } /* Method(_SB.INTA._PRS) */ + + Method(_CRS ,0) { + /* DBGO("\\_SB\\LNKA\\_CRS\n") */ + CreateWordField(IRQB, 0x1, IRQN) + ShiftLeft(1, PIRA, IRQN) + Return(IRQB) + } /* Method(_SB.INTA._CRS) */ + + Method(_SRS, 1) { + /* DBGO("\\_SB\\LNKA\\_CRS\n") */ + CreateWordField(ARG0, 1, IRQM) + + /* Use lowest available IRQ */ + FindSetRightBit(IRQM, Local0) + if (Local0) { + Decrement(Local0) + } + Store(Local0, PIRA) + } /* End Method(_SB.INTA._SRS) */ + } /* End Device(INTA) */ + + Device(INTB) { + Name(_HID, EISAID("PNP0C0F")) + Name(_UID, 2) + + Method(_STA, 0) { + if (PIRB) { + Return(0x0B) /* sata is invisible */ + } else { + Return(0x09) /* sata is disabled */ + } + } /* End Method(_SB.INTB._STA) */ + + Method(_DIS ,0) { + /* DBGO("\\_SB\\LNKB\\_DIS\n") */ + Store(0, PIRB) + } /* End Method(_SB.INTB._DIS) */ + + Method(_PRS ,0) { + /* DBGO("\\_SB\\LNKB\\_PRS\n") */ + Return(IRQP) + } /* Method(_SB.INTB._PRS) */ + + Method(_CRS ,0) { + /* DBGO("\\_SB\\LNKB\\_CRS\n") */ + CreateWordField(IRQB, 0x1, IRQN) + ShiftLeft(1, PIRB, IRQN) + Return(IRQB) + } /* Method(_SB.INTB._CRS) */ + + Method(_SRS, 1) { + /* DBGO("\\_SB\\LNKB\\_CRS\n") */ + CreateWordField(ARG0, 1, IRQM) + + /* Use lowest available IRQ */ + FindSetRightBit(IRQM, Local0) + if (Local0) { + Decrement(Local0) + } + Store(Local0, PIRB) + } /* End Method(_SB.INTB._SRS) */ + } /* End Device(INTB) */ + + Device(INTC) { + Name(_HID, EISAID("PNP0C0F")) + Name(_UID, 3) + + Method(_STA, 0) { + if (PIRC) { + Return(0x0B) /* sata is invisible */ + } else { + Return(0x09) /* sata is disabled */ + } + } /* End Method(_SB.INTC._STA) */ + + Method(_DIS ,0) { + /* DBGO("\\_SB\\LNKC\\_DIS\n") */ + Store(0, PIRC) + } /* End Method(_SB.INTC._DIS) */ + + Method(_PRS ,0) { + /* DBGO("\\_SB\\LNKC\\_PRS\n") */ + Return(IRQP) + } /* Method(_SB.INTC._PRS) */ + + Method(_CRS ,0) { + /* DBGO("\\_SB\\LNKC\\_CRS\n") */ + CreateWordField(IRQB, 0x1, IRQN) + ShiftLeft(1, PIRC, IRQN) + Return(IRQB) + } /* Method(_SB.INTC._CRS) */ + + Method(_SRS, 1) { + /* DBGO("\\_SB\\LNKC\\_CRS\n") */ + CreateWordField(ARG0, 1, IRQM) + + /* Use lowest available IRQ */ + FindSetRightBit(IRQM, Local0) + if (Local0) { + Decrement(Local0) + } + Store(Local0, PIRC) + } /* End Method(_SB.INTC._SRS) */ + } /* End Device(INTC) */ + + Device(INTD) { + Name(_HID, EISAID("PNP0C0F")) + Name(_UID, 4) + + Method(_STA, 0) { + if (PIRD) { + Return(0x0B) /* sata is invisible */ + } else { + Return(0x09) /* sata is disabled */ + } + } /* End Method(_SB.INTD._STA) */ + + Method(_DIS ,0) { + /* DBGO("\\_SB\\LNKD\\_DIS\n") */ + Store(0, PIRD) + } /* End Method(_SB.INTD._DIS) */ + + Method(_PRS ,0) { + /* DBGO("\\_SB\\LNKD\\_PRS\n") */ + Return(IRQP) + } /* Method(_SB.INTD._PRS) */ + + Method(_CRS ,0) { + /* DBGO("\\_SB\\LNKD\\_CRS\n") */ + CreateWordField(IRQB, 0x1, IRQN) + ShiftLeft(1, PIRD, IRQN) + Return(IRQB) + } /* Method(_SB.INTD._CRS) */ + + Method(_SRS, 1) { + /* DBGO("\\_SB\\LNKD\\_CRS\n") */ + CreateWordField(ARG0, 1, IRQM) + + /* Use lowest available IRQ */ + FindSetRightBit(IRQM, Local0) + if (Local0) { + Decrement(Local0) + } + Store(Local0, PIRD) + } /* End Method(_SB.INTD._SRS) */ + } /* End Device(INTD) */ + + Device(INTE) { + Name(_HID, EISAID("PNP0C0F")) + Name(_UID, 5) + + Method(_STA, 0) { + if (PIRE) { + Return(0x0B) /* sata is invisible */ + } else { + Return(0x09) /* sata is disabled */ + } + } /* End Method(_SB.INTE._STA) */ + + Method(_DIS ,0) { + /* DBGO("\\_SB\\LNKE\\_DIS\n") */ + Store(0, PIRE) + } /* End Method(_SB.INTE._DIS) */ + + Method(_PRS ,0) { + /* DBGO("\\_SB\\LNKE\\_PRS\n") */ + Return(IRQP) + } /* Method(_SB.INTE._PRS) */ + + Method(_CRS ,0) { + /* DBGO("\\_SB\\LNKE\\_CRS\n") */ + CreateWordField(IRQB, 0x1, IRQN) + ShiftLeft(1, PIRE, IRQN) + Return(IRQB) + } /* Method(_SB.INTE._CRS) */ + + Method(_SRS, 1) { + /* DBGO("\\_SB\\LNKE\\_CRS\n") */ + CreateWordField(ARG0, 1, IRQM) + + /* Use lowest available IRQ */ + FindSetRightBit(IRQM, Local0) + if (Local0) { + Decrement(Local0) + } + Store(Local0, PIRE) + } /* End Method(_SB.INTE._SRS) */ + } /* End Device(INTE) */ + + Device(INTF) { + Name(_HID, EISAID("PNP0C0F")) + Name(_UID, 6) + + Method(_STA, 0) { + if (PIRF) { + Return(0x0B) /* sata is invisible */ + } else { + Return(0x09) /* sata is disabled */ + } + } /* End Method(_SB.INTF._STA) */ + + Method(_DIS ,0) { + /* DBGO("\\_SB\\LNKF\\_DIS\n") */ + Store(0, PIRF) + } /* End Method(_SB.INTF._DIS) */ + + Method(_PRS ,0) { + /* DBGO("\\_SB\\LNKF\\_PRS\n") */ + Return(PITF) + } /* Method(_SB.INTF._PRS) */ + + Method(_CRS ,0) { + /* DBGO("\\_SB\\LNKF\\_CRS\n") */ + CreateWordField(IRQB, 0x1, IRQN) + ShiftLeft(1, PIRF, IRQN) + Return(IRQB) + } /* Method(_SB.INTF._CRS) */ + + Method(_SRS, 1) { + /* DBGO("\\_SB\\LNKF\\_CRS\n") */ + CreateWordField(ARG0, 1, IRQM) + + /* Use lowest available IRQ */ + FindSetRightBit(IRQM, Local0) + if (Local0) { + Decrement(Local0) + } + Store(Local0, PIRF) + } /* End Method(_SB.INTF._SRS) */ + } /* End Device(INTF) */ + + Device(INTG) { + Name(_HID, EISAID("PNP0C0F")) + Name(_UID, 7) + + Method(_STA, 0) { + if (PIRG) { + Return(0x0B) /* sata is invisible */ + } else { + Return(0x09) /* sata is disabled */ + } + } /* End Method(_SB.INTG._STA) */ + + Method(_DIS ,0) { + /* DBGO("\\_SB\\LNKG\\_DIS\n") */ + Store(0, PIRG) + } /* End Method(_SB.INTG._DIS) */ + + Method(_PRS ,0) { + /* DBGO("\\_SB\\LNKG\\_PRS\n") */ + Return(IRQP) + } /* Method(_SB.INTG._CRS) */ + + Method(_CRS ,0) { + /* DBGO("\\_SB\\LNKG\\_CRS\n") */ + CreateWordField(IRQB, 0x1, IRQN) + ShiftLeft(1, PIRG, IRQN) + Return(IRQB) + } /* Method(_SB.INTG._CRS) */ + + Method(_SRS, 1) { + /* DBGO("\\_SB\\LNKG\\_CRS\n") */ + CreateWordField(ARG0, 1, IRQM) + + /* Use lowest available IRQ */ + FindSetRightBit(IRQM, Local0) + if (Local0) { + Decrement(Local0) + } + Store(Local0, PIRG) + } /* End Method(_SB.INTG._SRS) */ + } /* End Device(INTG) */ + + Device(INTH) { + Name(_HID, EISAID("PNP0C0F")) + Name(_UID, 8) + + Method(_STA, 0) { + if (PIRH) { + Return(0x0B) /* sata is invisible */ + } else { + Return(0x09) /* sata is disabled */ + } + } /* End Method(_SB.INTH._STA) */ + + Method(_DIS ,0) { + /* DBGO("\\_SB\\LNKH\\_DIS\n") */ + Store(0, PIRH) + } /* End Method(_SB.INTH._DIS) */ + + Method(_PRS ,0) { + /* DBGO("\\_SB\\LNKH\\_PRS\n") */ + Return(IRQP) + } /* Method(_SB.INTH._CRS) */ + + Method(_CRS ,0) { + /* DBGO("\\_SB\\LNKH\\_CRS\n") */ + CreateWordField(IRQB, 0x1, IRQN) + ShiftLeft(1, PIRH, IRQN) + Return(IRQB) + } /* Method(_SB.INTH._CRS) */ + + Method(_SRS, 1) { + /* DBGO("\\_SB\\LNKH\\_CRS\n") */ + CreateWordField(ARG0, 1, IRQM) + + /* Use lowest available IRQ */ + FindSetRightBit(IRQM, Local0) + if (Local0) { + Decrement(Local0) + } + Store(Local0, PIRH) + } /* End Method(_SB.INTH._SRS) */ + } /* End Device(INTH) */ + + } /* End Scope(_SB) */ + + + /* Supported sleep states: */ + Name(\_S0, Package () {0x00, 0x00, 0x00, 0x00} ) /* (S0) - working state */ + + If (LAnd(SSFG, 0x01)) { + Name(\_S1, Package () {0x01, 0x01, 0x00, 0x00} ) /* (S1) - sleeping w/CPU context */ + } + If (LAnd(SSFG, 0x02)) { + Name(\_S2, Package () {0x02, 0x02, 0x00, 0x00} ) /* (S2) - "light" Suspend to RAM */ + } + If (LAnd(SSFG, 0x04)) { + Name(\_S3, Package () {0x03, 0x03, 0x00, 0x00} ) /* (S3) - Suspend to RAM */ + } + If (LAnd(SSFG, 0x08)) { + Name(\_S4, Package () {0x04, 0x04, 0x00, 0x00} ) /* (S4) - Suspend to Disk */ + } + + Name(\_S5, Package () {0x05, 0x05, 0x00, 0x00} ) /* (S5) - Soft Off */ + + Name(\_SB.CSPS ,0) /* Current Sleep State (S0, S1, S2, S3, S4, S5) */ + Name(CSMS, 0) /* Current System State */ + + /* Wake status package */ + Name(WKST,Package(){Zero, Zero}) + + /* + * \_PTS - Prepare to Sleep method + * + * Entry: + * Arg0=The value of the sleeping state S1=1, S2=2, etc + * + * Exit: + * -none- + * + * The _PTS control method is executed at the beginning of the sleep process + * for S1-S5. The sleeping value is passed to the _PTS control method. This + * control method may be executed a relatively long time before entering the + * sleep state and the OS may abort the operation without notification to + * the ACPI driver. This method cannot modify the configuration or power + * state of any device in the system. + */ + Method(\_PTS, 1) { + /* DBGO("\\_PTS\n") */ + /* DBGO("From S0 to S") */ + /* DBGO(Arg0) */ + /* DBGO("\n") */ + + /* Don't allow PCIRST# to reset USB */ + if (LEqual(Arg0,3)){ + Store(0,URRE) + } + + /* Clear sleep SMI status flag and enable sleep SMI trap. */ + /*Store(One, CSSM) + Store(One, SSEN)*/ + + /* On older chips, clear PciExpWakeDisEn */ + /*if (LLessEqual(\_SB.SBRI, 0x13)) { + * Store(0,\_SB.PWDE) + *} + */ + + /* Clear wake status structure. */ + Store(0, Index(WKST,0)) + Store(0, Index(WKST,1)) + } /* End Method(\_PTS) */ + + /* + * The following method results in a "not a valid reserved NameSeg" + * warning so I have commented it out for the duration. It isn't + * used, so it could be removed. + * + * + * \_GTS OEM Going To Sleep method + * + * Entry: + * Arg0=The value of the sleeping state S1=1, S2=2 + * + * Exit: + * -none- + * + * Method(\_GTS, 1) { + * DBGO("\\_GTS\n") + * DBGO("From S0 to S") + * DBGO(Arg0) + * DBGO("\n") + * } + */ + + /* + * \_BFS OEM Back From Sleep method + * + * Entry: + * Arg0=The value of the sleeping state S1=1, S2=2 + * + * Exit: + * -none- + */ + Method(\_BFS, 1) { + /* DBGO("\\_BFS\n") */ + /* DBGO("From S") */ + /* DBGO(Arg0) */ + /* DBGO(" to S0\n") */ + } + + /* + * \_WAK System Wake method + * + * Entry: + * Arg0=The value of the sleeping state S1=1, S2=2 + * + * Exit: + * Return package of 2 DWords + * Dword 1 - Status + * 0x00000000 wake succeeded + * 0x00000001 Wake was signaled but failed due to lack of power + * 0x00000002 Wake was signaled but failed due to thermal condition + * Dword 2 - Power Supply state + * if non-zero the effective S-state the power supply entered + */ + Method(\_WAK, 1) { + /* DBGO("\\_WAK\n") */ + /* DBGO("From S") */ + /* DBGO(Arg0) */ + /* DBGO(" to S0\n") */ + + /* Re-enable HPET */ + Store(1,HPDE) + + /* Restore PCIRST# so it resets USB */ + if (LEqual(Arg0,3)){ + Store(1,URRE) + } + + /* Arbitrarily clear PciExpWakeStatus */ + Store(PWST, PWST) + + /* if(DeRefOf(Index(WKST,0))) { + * Store(0, Index(WKST,1)) + * } else { + * Store(Arg0, Index(WKST,1)) + * } + */ + Return(WKST) + } /* End Method(\_WAK) */ + + Scope(\_GPE) { /* Start Scope GPE */ + /* General event 0 */ + /* Method(_L00) { + * DBGO("\\_GPE\\_L00\n") + * } + */ + + /* General event 1 */ + /* Method(_L01) { + * DBGO("\\_GPE\\_L00\n") + * } + */ + + /* General event 2 */ + /* Method(_L02) { + * DBGO("\\_GPE\\_L00\n") + * } + */ + + /* General event 3 */ + Method(_L03) { + /* DBGO("\\_GPE\\_L00\n") */ + Notify(\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + /* General event 4 */ + /* Method(_L04) { + * DBGO("\\_GPE\\_L00\n") + * } + */ + + /* General event 5 */ + /* Method(_L05) { + * DBGO("\\_GPE\\_L00\n") + * } + */ + + /* General event 6 - Used for GPM6, moved to USB.asl */ + /* Method(_L06) { + * DBGO("\\_GPE\\_L00\n") + * } + */ + + /* General event 7 - Used for GPM7, moved to USB.asl */ + /* Method(_L07) { + * DBGO("\\_GPE\\_L07\n") + * } + */ + + /* Legacy PM event */ + Method(_L08) { + /* DBGO("\\_GPE\\_L08\n") */ + } + + /* Temp warning (TWarn) event */ + Method(_L09) { + /* DBGO("\\_GPE\\_L09\n") */ + /* Notify (\_TZ.TZ00, 0x80) */ + } + + /* Reserved */ + /* Method(_L0A) { + * DBGO("\\_GPE\\_L0A\n") + * } + */ + + /* USB controller PME# */ + Method(_L0B) { + /* DBGO("\\_GPE\\_L0B\n") */ + Notify(\_SB.PCI0.UOH1, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.UOH2, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.UOH3, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.UOH4, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.UOH5, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.UOH6, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.UEH1, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + /* AC97 controller PME# */ + /* Method(_L0C) { + * DBGO("\\_GPE\\_L0C\n") + * } + */ + + /* OtherTherm PME# */ + /* Method(_L0D) { + * DBGO("\\_GPE\\_L0D\n") + * } + */ + + /* GPM9 SCI event - Moved to USB.asl */ + /* Method(_L0E) { + * DBGO("\\_GPE\\_L0E\n") + * } + */ + + /* PCIe HotPlug event */ + /* Method(_L0F) { + * DBGO("\\_GPE\\_L0F\n") + * } + */ + + /* ExtEvent0 SCI event */ + Method(_L10) { + /* DBGO("\\_GPE\\_L10\n") */ + } + + + /* ExtEvent1 SCI event */ + Method(_L11) { + /* DBGO("\\_GPE\\_L11\n") */ + } + + /* PCIe PME# event */ + /* Method(_L12) { + * DBGO("\\_GPE\\_L12\n") + * } + */ + + /* GPM0 SCI event - Moved to USB.asl */ + /* Method(_L13) { + * DBGO("\\_GPE\\_L13\n") + * } + */ + + /* GPM1 SCI event - Moved to USB.asl */ + /* Method(_L14) { + * DBGO("\\_GPE\\_L14\n") + * } + */ + + /* GPM2 SCI event - Moved to USB.asl */ + /* Method(_L15) { + * DBGO("\\_GPE\\_L15\n") + * } + */ + + /* GPM3 SCI event - Moved to USB.asl */ + /* Method(_L16) { + * DBGO("\\_GPE\\_L16\n") + * } + */ + + /* GPM8 SCI event - Moved to USB.asl */ + /* Method(_L17) { + * DBGO("\\_GPE\\_L17\n") + * } + */ + + /* GPIO0 or GEvent8 event */ + Method(_L18) { + /* DBGO("\\_GPE\\_L18\n") */ + Notify(\_SB.PCI0.PBR2, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.PBR4, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.PBR5, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.PBR6, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PCI0.PBR7, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + /* GPM4 SCI event - Moved to USB.asl */ + /* Method(_L19) { + * DBGO("\\_GPE\\_L19\n") + * } + */ + + /* GPM5 SCI event - Moved to USB.asl */ + /* Method(_L1A) { + * DBGO("\\_GPE\\_L1A\n") + * } + */ + + /* Azalia SCI event */ + Method(_L1B) { + /* DBGO("\\_GPE\\_L1B\n") */ + Notify(\_SB.PCI0.AZHD, 0x02) /* NOTIFY_DEVICE_WAKE */ + Notify(\_SB.PWRB, 0x02) /* NOTIFY_DEVICE_WAKE */ + } + + /* GPM6 SCI event - Reassigned to _L06 */ + /* Method(_L1C) { + * DBGO("\\_GPE\\_L1C\n") + * } + */ + + /* GPM7 SCI event - Reassigned to _L07 */ + /* Method(_L1D) { + * DBGO("\\_GPE\\_L1D\n") + * } + */ + + /* GPIO2 or GPIO66 SCI event */ + /* Method(_L1E) { + * DBGO("\\_GPE\\_L1E\n") + * } + */ + + /* SATA SCI event - Moved to sata.asl */ + /* Method(_L1F) { + * DBGO("\\_GPE\\_L1F\n") + * } + */ + + } /* End Scope GPE */ + + #include "acpi/usb.asl" + + /* South Bridge */ + Scope(\_SB) { /* Start \_SB scope */ + #include "../../../arch/x86/acpi/globutil.asl" /* global utility methods expected within the \_SB scope */ + + /* _SB.PCI0 */ + /* Note: Only need HID on Primary Bus */ + Device(PCI0) { + External (TOM1) + External (TOM2) + Name(_HID, EISAID("PNP0A03")) + Name(_ADR, 0x00180000) /* Dev# = BSP Dev#, Func# = 0 */ + Method(_BBN, 0) { /* Bus number = 0 */ + Return(0) + } + Method(_STA, 0) { + /* DBGO("\\_SB\\PCI0\\_STA\n") */ + Return(0x0B) /* Status is visible */ + } + + Method(_PRT,0) { + If(PMOD){ Return(APR0) } /* APIC mode */ + Return (PR0) /* PIC Mode */ + } /* end _PRT */ + + /* Describe the Northbridge devices */ + Device(AMRT) { + Name(_ADR, 0x00000000) + } /* end AMRT */ + + /* The internal GFX bridge */ + Device(AGPB) { + Name(_ADR, 0x00010000) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + Return (APR1) + } + } /* end AGPB */ + + /* The external GFX bridge */ + Device(PBR2) { + Name(_ADR, 0x00020000) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APS2) } /* APIC mode */ + Return (PS2) /* PIC Mode */ + } /* end _PRT */ + } /* end PBR2 */ + + /* Dev3 is also an external GFX bridge, not used in Herring */ + + Device(PBR4) { + Name(_ADR, 0x00040000) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APS4) } /* APIC mode */ + Return (PS4) /* PIC Mode */ + } /* end _PRT */ + } /* end PBR4 */ + + Device(PBR5) { + Name(_ADR, 0x00050000) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APS5) } /* APIC mode */ + Return (PS5) /* PIC Mode */ + } /* end _PRT */ + } /* end PBR5 */ + + Device(PBR6) { + Name(_ADR, 0x00060000) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APS6) } /* APIC mode */ + Return (PS6) /* PIC Mode */ + } /* end _PRT */ + } /* end PBR6 */ + + /* The onboard EtherNet chip */ + Device(PBR7) { + Name(_ADR, 0x00070000) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APS7) } /* APIC mode */ + Return (PS7) /* PIC Mode */ + } /* end _PRT */ + } /* end PBR7 */ + + /* GPP */ + Device(PBR9) { + Name(_ADR, 0x00090000) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APS9) } /* APIC mode */ + Return (PS9) /* PIC Mode */ + } /* end _PRT */ + } /* end PBR9 */ + + Device(PBRa) { + Name(_ADR, 0x000A0000) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APSa) } /* APIC mode */ + Return (PSa) /* PIC Mode */ + } /* end _PRT */ + } /* end PBRa */ + + Device(PE20) { + Name(_ADR, 0x00150000) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APE0) } /* APIC mode */ + Return (PE0) /* PIC Mode */ + } /* end _PRT */ + } /* end PE20 */ + Device(PE21) { + Name(_ADR, 0x00150001) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APE1) } /* APIC mode */ + Return (PE1) /* PIC Mode */ + } /* end _PRT */ + } /* end PE21 */ + Device(PE22) { + Name(_ADR, 0x00150002) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APE2) } /* APIC mode */ + Return (APE2) /* PIC Mode */ + } /* end _PRT */ + } /* end PE22 */ + Device(PE23) { + Name(_ADR, 0x00150003) + Name(_PRW, Package() {0x18, 4}) + Method(_PRT,0) { + If(PMOD){ Return(APE3) } /* APIC mode */ + Return (PE3) /* PIC Mode */ + } /* end _PRT */ + } /* end PE23 */ + + /* PCI slot 1, 2, 3 */ + Device(PIBR) { + Name(_ADR, 0x00140004) + Name(_PRW, Package() {0x18, 4}) + + Method(_PRT, 0) { + Return (PCIB) + } + } + + /* Describe the Southbridge devices */ + Device(STCR) { + Name(_ADR, 0x00110000) + #include "acpi/sata.asl" + } /* end STCR */ + + Device(UOH1) { + Name(_ADR, 0x00120000) + Name(_PRW, Package() {0x0B, 3}) + } /* end UOH1 */ + + Device(UOH2) { + Name(_ADR, 0x00120002) + Name(_PRW, Package() {0x0B, 3}) + } /* end UOH2 */ + + Device(UOH3) { + Name(_ADR, 0x00130000) + Name(_PRW, Package() {0x0B, 3}) + } /* end UOH3 */ + + Device(UOH4) { + Name(_ADR, 0x00130002) + Name(_PRW, Package() {0x0B, 3}) + } /* end UOH4 */ + + Device(UOH5) { + Name(_ADR, 0x00160000) + Name(_PRW, Package() {0x0B, 3}) + } /* end UOH5 */ + + Device(UOH6) { + Name(_ADR, 0x00160002) + Name(_PRW, Package() {0x0B, 3}) + } /* end UOH5 */ + + Device(UEH1) { + Name(_ADR, 0x00140005) + Name(_PRW, Package() {0x0B, 3}) + } /* end UEH1 */ + + Device(SBUS) { + Name(_ADR, 0x00140000) + } /* end SBUS */ + + /* Primary (and only) IDE channel */ + Device(IDEC) { + Name(_ADR, 0x00140001) + #include "acpi/ide.asl" + } /* end IDEC */ + + Device(AZHD) { + Name(_ADR, 0x00140002) + OperationRegion(AZPD, PCI_Config, 0x00, 0x100) + Field(AZPD, AnyAcc, NoLock, Preserve) { + offset (0x42), + NSDI, 1, + NSDO, 1, + NSEN, 1, + offset (0x44), + IPCR, 4, + offset (0x54), + PWST, 2, + , 6, + PMEB, 1, + , 6, + PMST, 1, + offset (0x62), + MMCR, 1, + offset (0x64), + MMLA, 32, + offset (0x68), + MMHA, 32, + offset (0x6C), + MMDT, 16, + } + + Method(_INI) { + If(LEqual(OSTP,3)){ /* If we are running Linux */ + Store(zero, NSEN) + Store(one, NSDO) + Store(one, NSDI) + } + } + } /* end AZHD */ + + Device(LIBR) { + Name(_ADR, 0x00140003) + /* Method(_INI) { + * DBGO("\\_SB\\PCI0\\LpcIsaBr\\_INI\n") + } */ /* End Method(_SB.SBRDG._INI) */ + + /* Real Time Clock Device */ + Device(RTC0) { + Name(_HID, EISAID("PNP0B01")) /* AT Real Time Clock */ + Name(_CRS, ResourceTemplate() { + IRQNoFlags(){8} + IO(Decode16,0x0070, 0x0070, 0, 2) + /* IO(Decode16,0x0070, 0x0070, 0, 4) */ + }) + } /* End Device(_SB.PCI0.LpcIsaBr.RTC0) */ + + Device(TMR) { /* Timer */ + Name(_HID,EISAID("PNP0100")) /* System Timer */ + Name(_CRS, ResourceTemplate() { + IRQNoFlags(){0} + IO(Decode16, 0x0040, 0x0040, 0, 4) + /* IO(Decode16, 0x0048, 0x0048, 0, 4) */ + }) + } /* End Device(_SB.PCI0.LpcIsaBr.TMR) */ + + Device(SPKR) { /* Speaker */ + Name(_HID,EISAID("PNP0800")) /* AT style speaker */ + Name(_CRS, ResourceTemplate() { + IO(Decode16, 0x0061, 0x0061, 0, 1) + }) + } /* End Device(_SB.PCI0.LpcIsaBr.SPKR) */ + + Device(PIC) { + Name(_HID,EISAID("PNP0000")) /* AT Interrupt Controller */ + Name(_CRS, ResourceTemplate() { + IRQNoFlags(){2} + IO(Decode16,0x0020, 0x0020, 0, 2) + IO(Decode16,0x00A0, 0x00A0, 0, 2) + /* IO(Decode16, 0x00D0, 0x00D0, 0x10, 0x02) */ + /* IO(Decode16, 0x04D0, 0x04D0, 0x10, 0x02) */ + }) + } /* End Device(_SB.PCI0.LpcIsaBr.PIC) */ + + Device(MAD) { /* 8257 DMA */ + Name(_HID,EISAID("PNP0200")) /* Hardware Device ID */ + Name(_CRS, ResourceTemplate() { + DMA(Compatibility,BusMaster,Transfer8){4} + IO(Decode16, 0x0000, 0x0000, 0x10, 0x10) + IO(Decode16, 0x0081, 0x0081, 0x00, 0x03) + IO(Decode16, 0x0087, 0x0087, 0x00, 0x01) + IO(Decode16, 0x0089, 0x0089, 0x00, 0x03) + IO(Decode16, 0x008F, 0x008F, 0x00, 0x01) + IO(Decode16, 0x00C0, 0x00C0, 0x10, 0x20) + }) /* End Name(_SB.PCI0.LpcIsaBr.MAD._CRS) */ + } /* End Device(_SB.PCI0.LpcIsaBr.MAD) */ + + Device(COPR) { + Name(_HID,EISAID("PNP0C04")) /* Math Coprocessor */ + Name(_CRS, ResourceTemplate() { + IO(Decode16, 0x00F0, 0x00F0, 0, 0x10) + IRQNoFlags(){13} + }) + } /* End Device(_SB.PCI0.LpcIsaBr.COPR) */ +#if 0 + Device(HPTM) { + Name(_HID,EISAID("PNP0103")) + Name(CRS,ResourceTemplate() { + Memory32Fixed(ReadOnly,0xFED00000, 0x00000400, HPT) /* 1kb reserved space */ + }) + Method(_STA, 0) { + Return(0x0F) /* sata is visible */ + } + Method(_CRS, 0) { + CreateDwordField(CRS, ^HPT._BAS, HPBA) + Store(HPBA, HPBA) + Return(CRS) + } + } /* End Device(_SB.PCI0.LpcIsaBr.COPR) */ +#endif + } /* end LIBR */ + + Device(HPBR) { + Name(_ADR, 0x00140004) + } /* end HostPciBr */ + + Device(ACAD) { + Name(_ADR, 0x00140005) + } /* end Ac97audio */ + + Device(ACMD) { + Name(_ADR, 0x00140006) + } /* end Ac97modem */ + + Name(CRES, ResourceTemplate() { + IO(Decode16, 0x0CF8, 0x0CF8, 1, 8) + + WORDIO(ResourceProducer, MinFixed, MaxFixed, PosDecode, EntireRange, + 0x0000, /* address granularity */ + 0x0000, /* range minimum */ + 0x0CF7, /* range maximum */ + 0x0000, /* translation */ + 0x0CF8 /* length */ + ) + + WORDIO(ResourceProducer, MinFixed, MaxFixed, PosDecode, EntireRange, + 0x0000, /* address granularity */ + 0x0D00, /* range minimum */ + 0xFFFF, /* range maximum */ + 0x0000, /* translation */ + 0xF300 /* length */ + ) +#if 0 + Memory32Fixed(READWRITE, 0, 0xA0000, BSMM) + Memory32Fixed(READONLY, 0x000A0000, 0x00020000, VGAM) /* VGA memory space */ + Memory32Fixed(READONLY, 0x000C0000, 0x00020000, EMM1) /* Assume C0000-E0000 empty */ + Memory32Fixed(READONLY, 0x000E0000, 0x00020000, RDBS) /* BIOS ROM area */ + + /* DRAM Memory from 1MB to TopMem */ + Memory32Fixed(READWRITE, 0x00100000, 0, DMLO) /* 1MB to TopMem */ + + /* BIOS space just below 4GB */ + DWORDMemory( + ResourceProducer, PosDecode, MinFixed, MaxFixed, Cacheable, ReadWrite, + 0x00, /* Granularity */ + 0x00000000, /* Min */ + 0x00000000, /* Max */ + 0x00000000, /* Translation */ + 0x00000000, /* Max-Min, RLEN */ + ,, + PCBM + ) + + /* DRAM memory from 4GB to TopMem2 */ + QWORDMemory(ResourceProducer, PosDecode, MinFixed, MaxFixed, Cacheable, ReadWrite, + 0xFFFFFFFF, /* Granularity */ + 0x00000000, /* Min */ + 0x00000000, /* Max */ + 0x00000000, /* Translation */ + 0x00000000, /* Max-Min, RLEN */ + ,, + DMHI + ) + + /* BIOS space just below 16EB */ + QWORDMemory(ResourceProducer, PosDecode, MinFixed, MaxFixed, Cacheable, ReadWrite, + 0xFFFFFFFF, /* Granularity */ + 0x00000000, /* Min */ + 0x00000000, /* Max */ + 0x00000000, /* Translation */ + 0x00000000, /* Max-Min, RLEN */ + ,, + PEBM + ) +#endif + /* memory space for PCI BARs below 4GB */ + Memory32Fixed(ReadOnly, 0x00000000, 0x00000000, MMIO) + }) /* End Name(_SB.PCI0.CRES) */ + + Method(_CRS, 0) { + /* DBGO("\\_SB\\PCI0\\_CRS\n") */ +#if 0 + CreateDWordField(CRES, ^EMM1._BAS, EM1B) + CreateDWordField(CRES, ^EMM1._LEN, EM1L) + CreateDWordField(CRES, ^DMLO._BAS, DMLB) + CreateDWordField(CRES, ^DMLO._LEN, DMLL) + CreateDWordField(CRES, ^PCBM._MIN, PBMB) + CreateDWordField(CRES, ^PCBM._LEN, PBML) + + CreateQWordField(CRES, ^DMHI._MIN, DMHB) + CreateQWordField(CRES, ^DMHI._LEN, DMHL) + CreateQWordField(CRES, ^PEBM._MIN, EBMB) + CreateQWordField(CRES, ^PEBM._LEN, EBML) + + If(LGreater(LOMH, 0xC0000)){ + Store(0xC0000, EM1B) /* Hole above C0000 and below E0000 */ + Subtract(LOMH, 0xC0000, EM1L) /* subtract start, assumes allocation from C0000 going up */ + } + + /* Set size of memory from 1MB to TopMem */ + Subtract(TOM1, 0x100000, DMLL) + + /* + * If(LNotEqual(TOM2, 0x00000000)){ + * Store(0x100000000,DMHB) DRAM from 4GB to TopMem2 + * Subtract(TOM2, 0x100000000, DMHL) + * } + */ + + /* If there is no memory above 4GB, put the BIOS just below 4GB */ + If(LEqual(TOM2, 0x00000000)){ + Store(PBAD,PBMB) /* Reserve the "BIOS" space */ + Store(PBLN,PBML) + } + Else { /* Otherwise, put the BIOS just below 16EB */ + ShiftLeft(PBAD,16,EBMB) /* Reserve the "BIOS" space */ + Store(PBLN,EBML) + } +#endif + CreateDWordField(CRES, ^MMIO._BAS, MM1B) + CreateDWordField(CRES, ^MMIO._LEN, MM1L) + /* + * Declare memory between TOM1 and 4GB as available + * for PCI MMIO. + * Use ShiftLeft to avoid 64bit constant (for XP). + * This will work even if the OS does 32bit arithmetic, as + * 32bit (0x00000000 - TOM1) will wrap and give the same + * result as 64bit (0x100000000 - TOM1). + */ + Store(TOM1, MM1B) + ShiftLeft(0x10000000, 4, Local0) + Subtract(Local0, TOM1, Local0) + Store(Local0, MM1L) + + Return(CRES) /* note to change the Name buffer */ + } /* end of Method(_SB.PCI0._CRS) */ + + /* + * + * FIRST METHOD CALLED UPON BOOT + * + * 1. If debugging, print current OS and ACPI interpreter. + * 2. Get PCI Interrupt routing from ACPI VSM, this + * value is based on user choice in BIOS setup. + */ + Method(_INI, 0) { + /* DBGO("\\_SB\\_INI\n") */ + /* DBGO(" DSDT.ASL code from ") */ + /* DBGO(__DATE__) */ + /* DBGO(" ") */ + /* DBGO(__TIME__) */ + /* DBGO("\n Sleep states supported: ") */ + /* DBGO("\n") */ + /* DBGO(" \\_OS=") */ + /* DBGO(\_OS) */ + /* DBGO("\n \\_REV=") */ + /* DBGO(\_REV) */ + /* DBGO("\n") */ + + /* Determine the OS we're running on */ + CkOT() + + /* On older chips, clear PciExpWakeDisEn */ + /*if (LLessEqual(\SBRI, 0x13)) { + * Store(0,\PWDE) + * } + */ + } /* End Method(_SB._INI) */ + } /* End Device(PCI0) */ + + Device(PWRB) { /* Start Power button device */ + Name(_HID, EISAID("PNP0C0C")) + Name(_UID, 0xAA) + Name(_PRW, Package () {3, 0x04}) /* wake from S1-S4 */ + Name(_STA, 0x0B) /* sata is invisible */ + } + } /* End \_SB scope */ + + Scope(\_SI) { + Method(_SST, 1) { + /* DBGO("\\_SI\\_SST\n") */ + /* DBGO(" New Indicator state: ") */ + /* DBGO(Arg0) */ + /* DBGO("\n") */ + } + } /* End Scope SI */ +#if 0 + /* SMBUS Support */ + Mutex (SBX0, 0x00) + OperationRegion (SMB0, SystemIO, 0xB00, 0x0C) + Field (SMB0, ByteAcc, NoLock, Preserve) { + HSTS, 8, /* SMBUS status */ + SSTS, 8, /* SMBUS slave status */ + HCNT, 8, /* SMBUS control */ + HCMD, 8, /* SMBUS host cmd */ + HADD, 8, /* SMBUS address */ + DAT0, 8, /* SMBUS data0 */ + DAT1, 8, /* SMBUS data1 */ + BLKD, 8, /* SMBUS block data */ + SCNT, 8, /* SMBUS slave control */ + SCMD, 8, /* SMBUS shaow cmd */ + SEVT, 8, /* SMBUS slave event */ + SDAT, 8 /* SMBUS slave data */ + } + + Method (WCLR, 0, NotSerialized) { /* clear SMBUS status register */ + Store (0x1E, HSTS) + Store (0xFA, Local0) + While (LAnd (LNotEqual (And (HSTS, 0x1E), Zero), LGreater (Local0, Zero))) { + Stall (0x64) + Decrement (Local0) + } + + Return (Local0) + } + + Method (SWTC, 1, NotSerialized) { + Store (Arg0, Local0) + Store (0x07, Local2) + Store (One, Local1) + While (LEqual (Local1, One)) { + Store (And (HSTS, 0x1E), Local3) + If (LNotEqual (Local3, Zero)) { /* read sucess */ + If (LEqual (Local3, 0x02)) { + Store (Zero, Local2) + } + + Store (Zero, Local1) + } + Else { + If (LLess (Local0, 0x0A)) { /* read failure */ + Store (0x10, Local2) + Store (Zero, Local1) + } + Else { + Sleep (0x0A) /* 10 ms, try again */ + Subtract (Local0, 0x0A, Local0) + } + } + } + + Return (Local2) + } + + Method (SMBR, 3, NotSerialized) { + Store (0x07, Local0) + If (LEqual (Acquire (SBX0, 0xFFFF), Zero)) { + Store (WCLR (), Local0) /* clear SMBUS status register before read data */ + If (LEqual (Local0, Zero)) { + Release (SBX0) + Return (0x0) + } + + Store (0x1F, HSTS) + Store (Or (ShiftLeft (Arg1, One), One), HADD) + Store (Arg2, HCMD) + If (LEqual (Arg0, 0x07)) { + Store (0x48, HCNT) /* read byte */ + } + + Store (SWTC (0x03E8), Local1) /* 1000 ms */ + If (LEqual (Local1, Zero)) { + If (LEqual (Arg0, 0x07)) { + Store (DAT0, Local0) + } + } + Else { + Store (Local1, Local0) + } + + Release (SBX0) + } + + /* DBGO("the value of SMBusData0 register ") */ + /* DBGO(Arg2) */ + /* DBGO(" is ") */ + /* DBGO(Local0) */ + /* DBGO("\n") */ + + Return (Local0) + } + + /* THERMAL */ + Scope(\_TZ) { + Name (KELV, 2732) + Name (THOT, 800) + Name (TCRT, 850) + + ThermalZone(TZ00) { + Method(_AC0,0) { /* Active Cooling 0 (0=highest fan speed) */ + /* DBGO("\\_TZ\\TZ00\\_AC0\n") */ + Return(Add(0, 2730)) + } + Method(_AL0,0) { /* Returns package of cooling device to turn on */ + /* DBGO("\\_TZ\\TZ00\\_AL0\n") */ + Return(Package() {\_TZ.TZ00.FAN0}) + } + Device (FAN0) { + Name(_HID, EISAID("PNP0C0B")) + Name(_PR0, Package() {PFN0}) + } + + PowerResource(PFN0,0,0) { + Method(_STA) { + Store(0xF,Local0) + Return(Local0) + } + Method(_ON) { + /* DBGO("\\_TZ\\TZ00\\FAN0 _ON\n") */ + } + Method(_OFF) { + /* DBGO("\\_TZ\\TZ00\\FAN0 _OFF\n") */ + } + } + + Method(_HOT,0) { /* return hot temp in tenths degree Kelvin */ + /* DBGO("\\_TZ\\TZ00\\_HOT\n") */ + Return (Add (THOT, KELV)) + } + Method(_CRT,0) { /* return critical temp in tenths degree Kelvin */ + /* DBGO("\\_TZ\\TZ00\\_CRT\n") */ + Return (Add (TCRT, KELV)) + } + Method(_TMP,0) { /* return current temp of this zone */ + Store (SMBR (0x07, 0x4C,, 0x00), Local0) + If (LGreater (Local0, 0x10)) { + Store (Local0, Local1) + } + Else { + Add (Local0, THOT, Local0) + Return (Add (400, KELV)) + } + + Store (SMBR (0x07, 0x4C, 0x01), Local0) + /* only the two MSBs in the external temperature low byte are used, resolution 0.25. We ignore it */ + /* Store (SMBR (0x07, 0x4C, 0x10), Local2) */ + If (LGreater (Local0, 0x10)) { + If (LGreater (Local0, Local1)) { + Store (Local0, Local1) + } + + Multiply (Local1, 10, Local1) + Return (Add (Local1, KELV)) + } + Else { + Add (Local0, THOT, Local0) + Return (Add (400 , KELV)) + } + } /* end of _TMP */ + } /* end of TZ00 */ + } +#endif +} +/* End of ASL file */ Added: trunk/src/mainboard/advansus/a785e-i/fadt.c ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/fadt.c Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,201 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +/* + * ACPI - create the Fixed ACPI Description Tables (FADT) + */ + +#include <string.h> +#include <console/console.h> +#include <arch/acpi.h> +#include <arch/io.h> +#include <device/device.h> +#include "pmio.h" + +/*extern*/ u16 pm_base = 0x800; +/* pm_base should be set in sb acpi */ +/* pm_base should be got from bar2 of rs780. Here I compact ACPI + * registers into 32 bytes limit. + * */ + +#define ACPI_PM_EVT_BLK (pm_base + 0x00) /* 4 bytes */ +#define ACPI_PM1_CNT_BLK (pm_base + 0x04) /* 2 bytes */ +#define ACPI_PMA_CNT_BLK (pm_base + 0x0F) /* 1 byte */ +#define ACPI_PM_TMR_BLK (pm_base + 0x18) /* 4 bytes */ +#define ACPI_GPE0_BLK (pm_base + 0x10) /* 8 bytes */ +#define ACPI_CPU_CONTORL (pm_base + 0x08) /* 6 bytes */ + +void acpi_create_fadt(acpi_fadt_t * fadt, acpi_facs_t * facs, void *dsdt) +{ + acpi_header_t *header = &(fadt->header); + + pm_base &= 0xFFFF; + printk(BIOS_DEBUG, "pm_base: 0x%04x\n", pm_base); + + /* Prepare the header */ + memset((void *)fadt, 0, sizeof(acpi_fadt_t)); + memcpy(header->signature, "FACP", 4); + header->length = 244; + header->revision = 3; + memcpy(header->oem_id, OEM_ID, 6); + memcpy(header->oem_table_id, "COREBOOT", 8); + memcpy(header->asl_compiler_id, ASLC, 4); + header->asl_compiler_revision = 0; + + fadt->firmware_ctrl = (u32) facs; + fadt->dsdt = (u32) dsdt; + /* 3=Workstation,4=Enterprise Server, 7=Performance Server */ + fadt->preferred_pm_profile = 0x03; + fadt->sci_int = 9; + /* disable system management mode by setting to 0: */ + fadt->smi_cmd = 0; + fadt->acpi_enable = 0xf0; + fadt->acpi_disable = 0xf1; + fadt->s4bios_req = 0x0; + fadt->pstate_cnt = 0xe2; + + pm_iowrite(0x60, ACPI_PM_EVT_BLK & 0xFF); + pm_iowrite(0x61, ACPI_PM_EVT_BLK >> 8); + pm_iowrite(0x62, ACPI_PM1_CNT_BLK & 0xFF); + pm_iowrite(0x63, ACPI_PM1_CNT_BLK >> 8); + pm_iowrite(0x64, ACPI_PM_TMR_BLK & 0xFF); + pm_iowrite(0x65, ACPI_PM_TMR_BLK >> 8); + pm_iowrite(0x68, ACPI_GPE0_BLK & 0xFF); + pm_iowrite(0x69, ACPI_GPE0_BLK >> 8); + + /* CpuControl is in \_PR.CPU0, 6 bytes */ + pm_iowrite(0x66, ACPI_CPU_CONTORL & 0xFF); + pm_iowrite(0x67, ACPI_CPU_CONTORL >> 8); + + pm_iowrite(0x6A, 0); /* AcpiSmiCmdLo */ + pm_iowrite(0x6B, 0); /* AcpiSmiCmdHi */ + + pm_iowrite(0x6C, ACPI_PMA_CNT_BLK & 0xFF); + pm_iowrite(0x6D, ACPI_PMA_CNT_BLK >> 8); + + pm_iowrite(0x74, 1<<0 | 1<<1 | 1<<4 | 1<<2); /* AcpiDecodeEnable, When set, SB uses + * the contents of the PM registers at + * index 60-6B to decode ACPI I/O address. + * AcpiSmiEn & SmiCmdEn*/ + /* RTC_En_En, TMR_En_En, GBL_EN_EN */ + outl(0x1, ACPI_PM1_CNT_BLK); /* set SCI_EN */ + + fadt->pm1a_evt_blk = ACPI_PM_EVT_BLK; + fadt->pm1b_evt_blk = 0x0000; + fadt->pm1a_cnt_blk = ACPI_PM1_CNT_BLK; + fadt->pm1b_cnt_blk = 0x0000; + fadt->pm2_cnt_blk = ACPI_PMA_CNT_BLK; + fadt->pm_tmr_blk = ACPI_PM_TMR_BLK; + fadt->gpe0_blk = ACPI_GPE0_BLK; + fadt->gpe1_blk = 0x0000; /* we dont have gpe1 block, do we? */ + + fadt->pm1_evt_len = 4; + fadt->pm1_cnt_len = 2; + fadt->pm2_cnt_len = 1; + fadt->pm_tmr_len = 4; + fadt->gpe0_blk_len = 8; + fadt->gpe1_blk_len = 0; + fadt->gpe1_base = 0; + + fadt->cst_cnt = 0xe3; + fadt->p_lvl2_lat = 101; + fadt->p_lvl3_lat = 1001; + fadt->flush_size = 0; + fadt->flush_stride = 0; + fadt->duty_offset = 1; + fadt->duty_width = 3; + fadt->day_alrm = 0; /* 0x7d these have to be */ + fadt->mon_alrm = 0; /* 0x7e added to cmos.layout */ + fadt->century = 0; /* 0x7f to make rtc alrm work */ + fadt->iapc_boot_arch = 0x3; /* See table 5-11 */ + fadt->flags = 0x0001c1a5;/* 0x25; */ + + fadt->res2 = 0; + + fadt->reset_reg.space_id = 1; + fadt->reset_reg.bit_width = 8; + fadt->reset_reg.bit_offset = 0; + fadt->reset_reg.resv = 0; + fadt->reset_reg.addrl = 0xcf9; + fadt->reset_reg.addrh = 0x0; + + fadt->reset_value = 6; + fadt->x_firmware_ctl_l = (u32) facs; + fadt->x_firmware_ctl_h = 0; + fadt->x_dsdt_l = (u32) dsdt; + fadt->x_dsdt_h = 0; + + fadt->x_pm1a_evt_blk.space_id = 1; + fadt->x_pm1a_evt_blk.bit_width = 32; + fadt->x_pm1a_evt_blk.bit_offset = 0; + fadt->x_pm1a_evt_blk.resv = 0; + fadt->x_pm1a_evt_blk.addrl = ACPI_PM_EVT_BLK; + fadt->x_pm1a_evt_blk.addrh = 0x0; + + fadt->x_pm1b_evt_blk.space_id = 1; + fadt->x_pm1b_evt_blk.bit_width = 4; + fadt->x_pm1b_evt_blk.bit_offset = 0; + fadt->x_pm1b_evt_blk.resv = 0; + fadt->x_pm1b_evt_blk.addrl = 0x0; + fadt->x_pm1b_evt_blk.addrh = 0x0; + + fadt->x_pm1a_cnt_blk.space_id = 1; + fadt->x_pm1a_cnt_blk.bit_width = 16; + fadt->x_pm1a_cnt_blk.bit_offset = 0; + fadt->x_pm1a_cnt_blk.resv = 0; + fadt->x_pm1a_cnt_blk.addrl = ACPI_PM1_CNT_BLK; + fadt->x_pm1a_cnt_blk.addrh = 0x0; + + fadt->x_pm1b_cnt_blk.space_id = 1; + fadt->x_pm1b_cnt_blk.bit_width = 2; + fadt->x_pm1b_cnt_blk.bit_offset = 0; + fadt->x_pm1b_cnt_blk.resv = 0; + fadt->x_pm1b_cnt_blk.addrl = 0x0; + fadt->x_pm1b_cnt_blk.addrh = 0x0; + + fadt->x_pm2_cnt_blk.space_id = 1; + fadt->x_pm2_cnt_blk.bit_width = 0; + fadt->x_pm2_cnt_blk.bit_offset = 0; + fadt->x_pm2_cnt_blk.resv = 0; + fadt->x_pm2_cnt_blk.addrl = ACPI_PMA_CNT_BLK; + fadt->x_pm2_cnt_blk.addrh = 0x0; + + fadt->x_pm_tmr_blk.space_id = 1; + fadt->x_pm_tmr_blk.bit_width = 32; + fadt->x_pm_tmr_blk.bit_offset = 0; + fadt->x_pm_tmr_blk.resv = 0; + fadt->x_pm_tmr_blk.addrl = ACPI_PM_TMR_BLK; + fadt->x_pm_tmr_blk.addrh = 0x0; + + fadt->x_gpe0_blk.space_id = 1; + fadt->x_gpe0_blk.bit_width = 32; + fadt->x_gpe0_blk.bit_offset = 0; + fadt->x_gpe0_blk.resv = 0; + fadt->x_gpe0_blk.addrl = ACPI_GPE0_BLK; + fadt->x_gpe0_blk.addrh = 0x0; + + fadt->x_gpe1_blk.space_id = 1; + fadt->x_gpe1_blk.bit_width = 0; + fadt->x_gpe1_blk.bit_offset = 0; + fadt->x_gpe1_blk.resv = 0; + fadt->x_gpe1_blk.addrl = 0; + fadt->x_gpe1_blk.addrh = 0x0; + + header->checksum = acpi_checksum((void *)fadt, sizeof(acpi_fadt_t)); +} Added: trunk/src/mainboard/advansus/a785e-i/get_bus_conf.c ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/get_bus_conf.c Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,147 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#include <console/console.h> +#include <device/pci.h> +#include <device/pci_ids.h> +#include <string.h> +#include <stdint.h> +#include <stdlib.h> +#if CONFIG_LOGICAL_CPUS==1 +#include <cpu/amd/multicore.h> +#endif +#include <cpu/amd/amdfam10_sysconf.h> + +/* Global variables for MB layouts and these will be shared by irqtable mptable +* and acpi_tables busnum is default. +*/ +int bus_isa; +u8 bus_rs780[11]; +u8 bus_sb800[3]; +u32 apicid_sb800; + +/* +* Here you only need to set value in pci1234 for HT-IO that could be installed or not +* You may need to preset pci1234 for HTIO board, +* please refer to src/northbridge/amd/amdk8/get_sblk_pci1234.c for detail +*/ +u32 pci1234x[] = { + 0x0000ff0, +}; + +/* +* HT Chain device num, actually it is unit id base of every ht device in chain, +* assume every chain only have 4 ht device at most +*/ +u32 hcdnx[] = { + 0x20202020, +}; + +u32 bus_type[256]; + +u32 sbdn_rs780; +u32 sbdn_sb800; + +extern void get_pci1234(void); + +static u32 get_bus_conf_done = 0; + +void get_bus_conf(void) +{ + u32 apicid_base; + device_t dev; + int i, j; + + if (get_bus_conf_done == 1) + return; /* do it only once */ + get_bus_conf_done = 1; + + sysconf.hc_possible_num = ARRAY_SIZE(pci1234x); + for (i = 0; i < sysconf.hc_possible_num; i++) { + sysconf.pci1234[i] = pci1234x[i]; + sysconf.hcdn[i] = hcdnx[i]; + } + + get_pci1234(); + + sysconf.sbdn = (sysconf.hcdn[0] & 0xff); + sbdn_rs780 = sysconf.sbdn; + sbdn_sb800 = 0; + + for (i = 0; i < 3; i++) { + bus_sb800[i] = 0; + } + for (i = 0; i < ARRAY_SIZE(bus_rs780); i++) { + bus_rs780[i] = 0; + } + + for (i = 0; i < 256; i++) { + bus_type[i] = 0; /* default ISA bus. */ + } + + bus_type[0] = 1; /* pci */ + + bus_rs780[0] = (sysconf.pci1234[0] >> 16) & 0xff; + bus_sb800[0] = bus_rs780[0]; + + bus_type[bus_rs780[0]] = 1; + + /* sb800 */ + dev = dev_find_slot(bus_sb800[0], PCI_DEVFN(sbdn_sb800 + 0x14, 4)); + if (dev) { + bus_sb800[1] = pci_read_config8(dev, PCI_SECONDARY_BUS); + bus_isa = pci_read_config8(dev, PCI_SUBORDINATE_BUS); + bus_isa++; + for (j = bus_sb800[1]; j < bus_isa; j++) + bus_type[j] = 1; + } + + for (i = 0; i < 4; i++) { + dev = dev_find_slot(bus_sb800[0], PCI_DEVFN(sbdn_sb800 + 0x15, i)); + if (dev) { + bus_sb800[2 + i] = pci_read_config8(dev, PCI_SECONDARY_BUS); + bus_isa = pci_read_config8(dev, PCI_SUBORDINATE_BUS); + bus_isa++; + } + } + for (j = bus_sb800[2]; j < bus_isa; j++) + bus_type[j] = 1; + + /* rs780 */ + for (i = 1; i < ARRAY_SIZE(bus_rs780); i++) { + dev = dev_find_slot(bus_rs780[0], PCI_DEVFN(sbdn_rs780 + i, 0)); + if (dev) { + bus_rs780[i] = pci_read_config8(dev, PCI_SECONDARY_BUS); + if(255 != bus_rs780[i]) { + bus_isa = pci_read_config8(dev, PCI_SUBORDINATE_BUS); + bus_isa++; + bus_type[bus_rs780[i]] = 1; /* PCI bus. */ + } + } + } + + /* I/O APICs: APIC ID Version State Address */ + bus_isa = 10; +#if CONFIG_LOGICAL_CPUS==1 + apicid_base = get_apicid_base(1); +#else + apicid_base = CONFIG_MAX_PHYSICAL_CPUS; +#endif + apicid_sb800 = apicid_base + 0; +} Added: trunk/src/mainboard/advansus/a785e-i/irq_tables.c ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/irq_tables.c Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,111 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#include <console/console.h> +#include <device/pci.h> +#include <string.h> +#include <stdint.h> +#include <arch/pirq_routing.h> +#include <cpu/amd/amdfam10_sysconf.h> + +static void write_pirq_info(struct irq_info *pirq_info, u8 bus, u8 devfn, + u8 link0, u16 bitmap0, u8 link1, u16 bitmap1, + u8 link2, u16 bitmap2, u8 link3, u16 bitmap3, + u8 slot, u8 rfu) +{ + pirq_info->bus = bus; + pirq_info->devfn = devfn; + pirq_info->irq[0].link = link0; + pirq_info->irq[0].bitmap = bitmap0; + pirq_info->irq[1].link = link1; + pirq_info->irq[1].bitmap = bitmap1; + pirq_info->irq[2].link = link2; + pirq_info->irq[2].bitmap = bitmap2; + pirq_info->irq[3].link = link3; + pirq_info->irq[3].bitmap = bitmap3; + pirq_info->slot = slot; + pirq_info->rfu = rfu; +} + +extern u8 bus_isa; +extern u8 bus_rs780[8]; +extern u8 bus_sb800[2]; +extern unsigned long sbdn_sb800; + +unsigned long write_pirq_routing_table(unsigned long addr) +{ + struct irq_routing_table *pirq; + struct irq_info *pirq_info; + u32 slot_num; + u8 *v; + + u8 sum = 0; + int i; + + get_bus_conf(); /* it will find out all bus num and apic that share with mptable.c and mptable.c and acpi_tables.c */ + + /* Align the table to be 16 byte aligned. */ + addr += 15; + addr &= ~15; + + /* This table must be betweeen 0xf0000 & 0x100000 */ + printk(BIOS_INFO, "Writing IRQ routing tables to 0x%lx...", addr); + + pirq = (void *)(addr); + v = (u8 *) (addr); + + pirq->signature = PIRQ_SIGNATURE; + pirq->version = PIRQ_VERSION; + + pirq->rtr_bus = bus_sb800[0]; + pirq->rtr_devfn = ((sbdn_sb800 + 0x14) << 3) | 4; + + pirq->exclusive_irqs = 0; + + pirq->rtr_vendor = 0x1002; + pirq->rtr_device = 0x4384; + + pirq->miniport_data = 0; + + memset(pirq->rfu, 0, sizeof(pirq->rfu)); + + pirq_info = (void *)(&pirq->checksum + 1); + slot_num = 0; + + /* pci bridge */ + write_pirq_info(pirq_info, bus_sb800[0], ((sbdn_sb800 + 0x14) << 3) | 4, + 0x1, 0xdef8, 0x2, 0xdef8, 0x3, 0xdef8, 0x4, 0xdef8, 0, + 0); + pirq_info++; + slot_num++; + + pirq->size = 32 + 16 * slot_num; + + for (i = 0; i < pirq->size; i++) + sum += v[i]; + + sum = pirq->checksum - sum; + if (sum != pirq->checksum) { + pirq->checksum = sum; + } + + printk(BIOS_INFO, "write_pirq_routing_table done.\n"); + + return (unsigned long)pirq_info; +} Added: trunk/src/mainboard/advansus/a785e-i/mainboard.c ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/mainboard.c Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,154 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#include <console/console.h> +#include <device/device.h> +#include <device/pci.h> +#include <arch/io.h> +#include <boot/tables.h> +#include <cpu/x86/msr.h> +#include <cpu/amd/mtrr.h> +#include <device/pci_def.h> +//#include <southbridge/amd/sb800/sb800.h> +#include "pmio.h" +#include "chip.h" + +uint64_t uma_memory_base, uma_memory_size; + +u8 is_dev3_present(void); +void set_pcie_dereset(void); +void set_pcie_reset(void); +void enable_int_gfx(void); + +/* GPIO6. */ +void enable_int_gfx(void) +{ + u8 byte; + + volatile u8 *gpio_reg; + + pm_iowrite(0xEA, 0x01); /* diable the PCIB */ + /* Disable Gec */ + byte = pm_ioread(0xF6); + byte |= 1; + pm_iowrite(0xF6, byte); + /* make sure the fed80000 is accessible */ + byte = pm_ioread(0x24); + byte |= 1; + pm_iowrite(0x24, byte); + + gpio_reg = (volatile u8 *)0xFED80000 + 0xD00; /* IoMux Register */ + + *(gpio_reg + 0x6) = 0x1; /* Int_vga_en */ + *(gpio_reg + 170) = 0x1; /* gpio_gate */ + + gpio_reg = (volatile u8 *)0xFED80000 + 0x100; /* GPIO Registers */ + + *(gpio_reg + 0x6) = 0x8; + *(gpio_reg + 170) = 0x0; +} + +void set_pcie_dereset() +{ +} + +void set_pcie_reset(void) +{ +} + +u8 is_dev3_present(void) +{ + return 0; +} + + +/************************************************* +* enable the dedicated function in A785E-I board. +* This function called early than rs780_enable. +*************************************************/ +static void a785e_i_enable(device_t dev) +{ + /* Leave it for furture use. */ + /* struct mainboard_config *mainboard = + (struct mainboard_config *)dev->chip_info; */ + + printk(BIOS_INFO, "Mainboard A785E-I Enable. dev=0x%p\n", dev); + +#if (CONFIG_GFXUMA == 1) + msr_t msr, msr2; + + /* TOP_MEM: the top of DRAM below 4G */ + msr = rdmsr(TOP_MEM); + printk + (BIOS_INFO, "%s, TOP MEM: msr.lo = 0x%08x, msr.hi = 0x%08x\n", + __func__, msr.lo, msr.hi); + + /* TOP_MEM2: the top of DRAM above 4G */ + msr2 = rdmsr(TOP_MEM2); + printk + (BIOS_INFO, "%s, TOP MEM2: msr2.lo = 0x%08x, msr2.hi = 0x%08x\n", + __func__, msr2.lo, msr2.hi); + + /* refer to UMA Size Consideration in 780 BDG. */ + switch (msr.lo) { + case 0x10000000: /* 256M system memory */ + uma_memory_size = 0x4000000; /* 64M recommended UMA */ + break; + + case 0x20000000: /* 512M system memory */ + uma_memory_size = 0x8000000; /* 128M recommended UMA */ + break; + + default: /* 1GB and above system memory */ + uma_memory_size = 0x10000000; /* 256M recommended UMA */ + break; + } + + uma_memory_base = msr.lo - uma_memory_size; /* TOP_MEM1 */ + printk(BIOS_INFO, "%s: uma size 0x%08llx, memory start 0x%08llx\n", + __func__, uma_memory_size, uma_memory_base); + + /* TODO: TOP_MEM2 */ +#else + uma_memory_size = 0x8000000; /* 128M recommended UMA */ + uma_memory_base = 0x38000000; /* 1GB system memory supposed */ +#endif + + set_pcie_dereset(); + enable_int_gfx(); +} + +int add_mainboard_resources(struct lb_memory *mem) +{ + /* UMA is removed from system memory in the northbridge code, but + * in some circumstances we want the memory mentioned as reserved. + */ +#if (CONFIG_GFXUMA == 1) + printk(BIOS_INFO, "uma_memory_start=0x%llx, uma_memory_size=0x%llx \n", + uma_memory_base, uma_memory_size); + lb_add_memory_range(mem, LB_MEM_RESERVED, uma_memory_base, + uma_memory_size); +#endif + return 0; +} + +struct chip_operations mainboard_ops = { + CHIP_NAME("ADVANSUS A785E-I Mainboard") + .enable_dev = a785e_i_enable, +}; Added: trunk/src/mainboard/advansus/a785e-i/mb_sysconf.h ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/mb_sysconf.h Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,43 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#ifndef MB_SYSCONF_H +#define MB_SYSCONF_H + +struct mb_sysconf_t { + u8 bus_isa; + u8 bus_8132_0; + u8 bus_8132_1; + u8 bus_8132_2; + u8 bus_8111_0; + u8 bus_8111_1; + u8 bus_8132a[31][3]; + u8 bus_8151[31][2]; + + u32 apicid_8111; + u32 apicid_8132_1; + u32 apicid_8132_2; + u32 apicid_8132a[31][2]; + u32 sbdn3; + u32 sbdn3a[31]; + u32 sbdn5[31]; + u32 bus_type[256]; +}; + +#endif Added: trunk/src/mainboard/advansus/a785e-i/mptable.c ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/mptable.c Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,160 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#include <console/console.h> +#include <arch/smp/mpspec.h> +#include <device/pci.h> +#include <arch/io.h> +#include <string.h> +#include <stdint.h> +#include "pmio.h" +#include <cpu/amd/amdfam10_sysconf.h> + +extern int bus_isa; +extern u8 bus_rs780[11]; +extern u8 bus_sb800[2]; +extern u32 apicid_sb800; +extern u32 bus_type[256]; +extern u32 sbdn_rs780; +extern u32 sbdn_sb800; + +u8 intr_data[] = { + [0x00] = 0x10,0x11,0x12,0x13,0x14,0x15,0x16,0x17, /* INTA# - INTH# */ + [0x08] = 0x00,0x00,0x00,0x00,0x1F,0x1F,0x1F,0x1F, /* Misc-nil,0,1,2, INT from Serial irq */ + [0x10] = 0x1F,0x1F,0x1F,0x10,0x1F,0x12,0x1F,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x1F,0x1F,0x1F,0x1F,0x1F,0x1F,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x12,0x11,0x12,0x11,0x12,0x11,0x12,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x11,0x13,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00, + 0x10,0x11,0x12,0x13 +}; + +static void *smp_write_config_table(void *v) +{ + struct mp_config_table *mc; + u32 dword; + u8 byte; + + mc = (void *)(((char *)v) + SMP_FLOATING_TABLE_LEN); + + mptable_init(mc, LAPIC_ADDR); + + smp_write_processors(mc); + + get_bus_conf(); + + mptable_write_buses(mc, NULL, &bus_isa); + + /* I/O APICs: APIC ID Version State Address */ + + dword = 0; + dword = pm_ioread(0x34) & 0xF0; + dword |= (pm_ioread(0x35) & 0xFF) << 8; + dword |= (pm_ioread(0x36) & 0xFF) << 16; + dword |= (pm_ioread(0x37) & 0xFF) << 24; + smp_write_ioapic(mc, apicid_sb800, 0x11, dword); + + for (byte = 0x0; byte < sizeof(intr_data); byte ++) { + outb(byte | 0x80, 0xC00); + outb(intr_data[byte], 0xC01); + } + + /* I/O Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */ +#define IO_LOCAL_INT(type, intr, apicid, pin) \ + smp_write_intsrc(mc, (type), MP_IRQ_TRIGGER_EDGE | MP_IRQ_POLARITY_HIGH, bus_isa, (intr), (apicid), (pin)); + + mptable_add_isa_interrupts(mc, bus_isa, apicid_sb800, 0); + + /* PCI interrupts are level triggered, and are + * associated with a specific bus/device/function tuple. + */ +#if CONFIG_GENERATE_ACPI_TABLES == 0 +#define PCI_INT(bus, dev, fn, pin) \ + smp_write_intsrc(mc, mp_INT, MP_IRQ_TRIGGER_LEVEL|MP_IRQ_POLARITY_LOW, (bus), (((dev)<<2)|(fn)), apicid_sb800, (pin)) +#else +#define PCI_INT(bus, dev, fn, pin) +#endif + + PCI_INT(0x0, 0x14, 0x0, 0x10); + /* HD Audio: */ + PCI_INT(0x0, 0x14, 0x2, 0x12); + + PCI_INT(0x0, 0x12, 0x0, intr_data[0x30]); /* USB */ + PCI_INT(0x0, 0x12, 0x1, intr_data[0x31]); + PCI_INT(0x0, 0x13, 0x0, intr_data[0x32]); + PCI_INT(0x0, 0x13, 0x1, intr_data[0x33]); + PCI_INT(0x0, 0x16, 0x0, intr_data[0x34]); + PCI_INT(0x0, 0x16, 0x1, intr_data[0x35]); + + /* sata */ + PCI_INT(0x0, 0x11, 0x0, intr_data[0x41]); + + /* on board NIC & Slot PCIE. */ + /* PCI_INT(bus_rs780[0x1], 0x5, 0x0, 0x12); */ +/* PCI_INT(bus_rs780[0x1], 0x5, 0x1, 0x13); */ + PCI_INT(bus_rs780[0x2], 0x0, 0x0, 0x12); /* Dev 2, external GFX */ + /* PCI_INT(bus_rs780[0x3], 0x0, 0x0, 0x13); */ + PCI_INT(bus_rs780[0x4], 0x0, 0x0, 0x10); + /* configuration B doesnt need dev 5,6,7 */ + /* + * PCI_INT(bus_rs780[0x5], 0x0, 0x0, 0x11); + * PCI_INT(bus_rs780[0x6], 0x0, 0x0, 0x12); + * PCI_INT(bus_rs780[0x7], 0x0, 0x0, 0x13); + */ + PCI_INT(bus_rs780[0x9], 0x0, 0x0, 0x11); + PCI_INT(bus_rs780[0xA], 0x0, 0x0, 0x12); /* NIC */ + + /* PCI slots */ + /* PCI_SLOT 0. */ + PCI_INT(bus_sb800[1], 0x5, 0x0, 0x14); + PCI_INT(bus_sb800[1], 0x5, 0x1, 0x15); + PCI_INT(bus_sb800[1], 0x5, 0x2, 0x16); + PCI_INT(bus_sb800[1], 0x5, 0x3, 0x17); + + /* PCI_SLOT 1. */ + PCI_INT(bus_sb800[1], 0x6, 0x0, 0x15); + PCI_INT(bus_sb800[1], 0x6, 0x1, 0x16); + PCI_INT(bus_sb800[1], 0x6, 0x2, 0x17); + PCI_INT(bus_sb800[1], 0x6, 0x3, 0x14); + + /* PCI_SLOT 2. */ + PCI_INT(bus_sb800[1], 0x7, 0x0, 0x16); + PCI_INT(bus_sb800[1], 0x7, 0x1, 0x17); + PCI_INT(bus_sb800[1], 0x7, 0x2, 0x14); + PCI_INT(bus_sb800[1], 0x7, 0x3, 0x15); + + /*Local Ints: Type Polarity Trigger Bus ID IRQ APIC ID PIN# */ + IO_LOCAL_INT(mp_ExtINT, 0x0, MP_APIC_ALL, 0x0); + IO_LOCAL_INT(mp_NMI, 0x0, MP_APIC_ALL, 0x1); + /* There is no extension information... */ + + /* Compute the checksums */ + mc->mpe_checksum = + smp_compute_checksum(smp_next_mpc_entry(mc), mc->mpe_length); + mc->mpc_checksum = smp_compute_checksum(mc, mc->mpc_length); + printk(BIOS_DEBUG, "Wrote the mp table end at: %p - %p\n", + mc, smp_next_mpe_entry(mc)); + return smp_next_mpe_entry(mc); +} + +unsigned long write_smp_table(unsigned long addr) +{ + void *v; + v = smp_write_floating_table(addr); + return (unsigned long)smp_write_config_table(v); +} Added: trunk/src/mainboard/advansus/a785e-i/pmio.c ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/pmio.c Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,53 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#include <arch/io.h> +#include "pmio.h" + +static void pmio_write_index(u16 port_base, u8 reg, u8 value) +{ + outb(reg, port_base); + outb(value, port_base + 1); +} + +static u8 pmio_read_index(u16 port_base, u8 reg) +{ + outb(reg, port_base); + return inb(port_base + 1); +} + +void pm_iowrite(u8 reg, u8 value) +{ + pmio_write_index(PM_INDEX, reg, value); +} + +u8 pm_ioread(u8 reg) +{ + return pmio_read_index(PM_INDEX, reg); +} + +void pm2_iowrite(u8 reg, u8 value) +{ + pmio_write_index(PM2_INDEX, reg, value); +} + +u8 pm2_ioread(u8 reg) +{ + return pmio_read_index(PM2_INDEX, reg); +} Added: trunk/src/mainboard/advansus/a785e-i/pmio.h ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/pmio.h Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,33 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#ifndef _PMIO_H_ +#define _PMIO_H_ + +#define PM_INDEX 0xCD6 +#define PM_DATA 0xCD7 +#define PM2_INDEX 0xCD0 +#define PM2_DATA 0xCD1 + +void pm_iowrite(u8 reg, u8 value); +u8 pm_ioread(u8 reg); +void pm2_iowrite(u8 reg, u8 value); +u8 pm2_ioread(u8 reg); + +#endif Added: trunk/src/mainboard/advansus/a785e-i/reset.c ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/reset.c Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,63 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#include <reset.h> +#include <arch/io.h> +#include <arch/romcc_io.h> + +#define HT_INIT_CONTROL 0x6C +#define HTIC_BIOSR_Detect (1<<5) + +#if CONFIG_MAX_PHYSICAL_CPUS > 32 +#define NODE_PCI(x, fn) ((x<32)?(PCI_DEV(CONFIG_CBB,(CONFIG_CDB+x),fn)):(PCI_DEV((CONFIG_CBB-1),(CONFIG_CDB+x-32),fn))) +#else +#define NODE_PCI(x, fn) PCI_DEV(CONFIG_CBB,(CONFIG_CDB+x),fn) +#endif + +static inline void set_bios_reset(void) +{ + u32 nodes, htic; + device_t dev; + int i; + + nodes = ((pci_read_config32(PCI_DEV(CONFIG_CBB, CONFIG_CDB, 0), 0x60) >> 4) & 7) + 1; + for (i = 0; i < nodes; i++) { + dev = NODE_PCI(i, 0); + htic = pci_read_config32(dev, HT_INIT_CONTROL); + htic &= ~HTIC_BIOSR_Detect; + pci_write_config32(dev, HT_INIT_CONTROL, htic); + } +} + +void hard_reset(void) +{ + set_bios_reset(); + /* Try rebooting through port 0xcf9 */ + /* Actually it is not a real hard_reset --- it only reset coherent link table, but not reset link freq and width */ + outb((0 << 3) | (0 << 2) | (1 << 1), 0xcf9); + outb((0 << 3) | (1 << 2) | (1 << 1), 0xcf9); +} + +//SbReset(); +void soft_reset(void) +{ + set_bios_reset(); + /* link reset */ + outb(0x06, 0x0cf9); +} Added: trunk/src/mainboard/advansus/a785e-i/resourcemap.c ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/resourcemap.c Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,278 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +static void setup_mb_resource_map(void) +{ + static const unsigned int register_values[] = { + /* Careful set limit registers before base registers which contain the enables */ + /* DRAM Limit i Registers + * F1:0x44 i = 0 + * F1:0x4C i = 1 + * F1:0x54 i = 2 + * F1:0x5C i = 3 + * F1:0x64 i = 4 + * F1:0x6C i = 5 + * F1:0x74 i = 6 + * F1:0x7C i = 7 + * [ 2: 0] Destination Node ID + * 000 = Node 0 + * 001 = Node 1 + * 010 = Node 2 + * 011 = Node 3 + * 100 = Node 4 + * 101 = Node 5 + * 110 = Node 6 + * 111 = Node 7 + * [ 7: 3] Reserved + * [10: 8] Interleave select + * specifies the values of A[14:12] to use with interleave enable. + * [15:11] Reserved + * [31:16] DRAM Limit Address i Bits 39-24 + * This field defines the upper address bits of a 40 bit address + * that define the end of the DRAM region. + */ +// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x44), 0x0000f8f8, 0x00000000, // Don't touch it, we need it for CONFIG_CAR_FAM10 + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x4C), 0x0000f8f8, 0x00000001, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x54), 0x0000f8f8, 0x00000002, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x5C), 0x0000f8f8, 0x00000003, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x64), 0x0000f8f8, 0x00000004, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x6C), 0x0000f8f8, 0x00000005, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x74), 0x0000f8f8, 0x00000006, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x7C), 0x0000f8f8, 0x00000007, + /* DRAM Base i Registers + * F1:0x40 i = 0 + * F1:0x48 i = 1 + * F1:0x50 i = 2 + * F1:0x58 i = 3 + * F1:0x60 i = 4 + * F1:0x68 i = 5 + * F1:0x70 i = 6 + * F1:0x78 i = 7 + * [ 0: 0] Read Enable + * 0 = Reads Disabled + * 1 = Reads Enabled + * [ 1: 1] Write Enable + * 0 = Writes Disabled + * 1 = Writes Enabled + * [ 7: 2] Reserved + * [10: 8] Interleave Enable + * 000 = No interleave + * 001 = Interleave on A[12] (2 nodes) + * 010 = reserved + * 011 = Interleave on A[12] and A[14] (4 nodes) + * 100 = reserved + * 101 = reserved + * 110 = reserved + * 111 = Interleve on A[12] and A[13] and A[14] (8 nodes) + * [15:11] Reserved + * [13:16] DRAM Base Address i Bits 39-24 + * This field defines the upper address bits of a 40-bit address + * that define the start of the DRAM region. + */ +// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x40), 0x0000f8fc, 0x00000000,// don't touch it, we need it for CONFIG_CAR_FAM10 + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x48), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x50), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x58), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x60), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x68), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x70), 0x0000f8fc, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x78), 0x0000f8fc, 0x00000000, + + /* Memory-Mapped I/O Limit i Registers + * F1:0x84 i = 0 + * F1:0x8C i = 1 + * F1:0x94 i = 2 + * F1:0x9C i = 3 + * F1:0xA4 i = 4 + * F1:0xAC i = 5 + * F1:0xB4 i = 6 + * F1:0xBC i = 7 + * [ 2: 0] Destination Node ID + * 000 = Node 0 + * 001 = Node 1 + * 010 = Node 2 + * 011 = Node 3 + * 100 = Node 4 + * 101 = Node 5 + * 110 = Node 6 + * 111 = Node 7 + * [ 3: 3] Reserved + * [ 5: 4] Destination Link ID + * 00 = Link 0 + * 01 = Link 1 + * 10 = Link 2 + * 11 = Reserved + * [ 6: 6] Reserved + * [ 7: 7] Non-Posted + * 0 = CPU writes may be posted + * 1 = CPU writes must be non-posted + * [31: 8] Memory-Mapped I/O Limit Address i (39-16) + * This field defines the upp adddress bits of a 40-bit address that + * defines the end of a memory-mapped I/O region n + */ + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x84), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x8C), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x94), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x9C), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xA4), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xAC), 0x00000048, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xB4), 0x00000048, 0x00000000, +// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xBC), 0x00000048, 0x00ffff00, + + /* Memory-Mapped I/O Base i Registers + * F1:0x80 i = 0 + * F1:0x88 i = 1 + * F1:0x90 i = 2 + * F1:0x98 i = 3 + * F1:0xA0 i = 4 + * F1:0xA8 i = 5 + * F1:0xB0 i = 6 + * F1:0xB8 i = 7 + * [ 0: 0] Read Enable + * 0 = Reads disabled + * 1 = Reads Enabled + * [ 1: 1] Write Enable + * 0 = Writes disabled + * 1 = Writes Enabled + * [ 2: 2] Cpu Disable + * 0 = Cpu can use this I/O range + * 1 = Cpu requests do not use this I/O range + * [ 3: 3] Lock + * 0 = base/limit registers i are read/write + * 1 = base/limit registers i are read-only + * [ 7: 4] Reserved + * [31: 8] Memory-Mapped I/O Base Address i (39-16) + * This field defines the upper address bits of a 40bit address + * that defines the start of memory-mapped I/O region i + */ + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x80), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x88), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x90), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0x98), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xA0), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xA8), 0x000000f0, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xB0), 0x000000f0, 0x00000000, +// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xB8), 0x000000f0, 0x00fc0003, + + /* PCI I/O Limit i Registers + * F1:0xC4 i = 0 + * F1:0xCC i = 1 + * F1:0xD4 i = 2 + * F1:0xDC i = 3 + * [ 2: 0] Destination Node ID + * 000 = Node 0 + * 001 = Node 1 + * 010 = Node 2 + * 011 = Node 3 + * 100 = Node 4 + * 101 = Node 5 + * 110 = Node 6 + * 111 = Node 7 + * [ 3: 3] Reserved + * [ 5: 4] Destination Link ID + * 00 = Link 0 + * 01 = Link 1 + * 10 = Link 2 + * 11 = reserved + * [11: 6] Reserved + * [24:12] PCI I/O Limit Address i + * This field defines the end of PCI I/O region n + * [31:25] Reserved + */ +// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xC4), 0xFE000FC8, 0x01fff000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xCC), 0xFE000FC8, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xD4), 0xFE000FC8, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xDC), 0xFE000FC8, 0x00000000, + + /* PCI I/O Base i Registers + * F1:0xC0 i = 0 + * F1:0xC8 i = 1 + * F1:0xD0 i = 2 + * F1:0xD8 i = 3 + * [ 0: 0] Read Enable + * 0 = Reads Disabled + * 1 = Reads Enabled + * [ 1: 1] Write Enable + * 0 = Writes Disabled + * 1 = Writes Enabled + * [ 3: 2] Reserved + * [ 4: 4] VGA Enable + * 0 = VGA matches Disabled + * 1 = matches all address < 64K and where A[9:0] is in the + * range 3B0-3BB or 3C0-3DF independen of the base & limit registers + * [ 5: 5] ISA Enable + * 0 = ISA matches Disabled + * 1 = Blocks address < 64K and in the last 768 bytes of eack 1K block + * from matching agains this base/limit pair + * [11: 6] Reserved + * [24:12] PCI I/O Base i + * This field defines the start of PCI I/O region n + * [31:25] Reserved + */ +// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xC0), 0xFE000FCC, 0x00000003, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xC8), 0xFE000FCC, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xD0), 0xFE000FCC, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xD8), 0xFE000FCC, 0x00000000, + + /* Config Base and Limit i Registers + * F1:0xE0 i = 0 + * F1:0xE4 i = 1 + * F1:0xE8 i = 2 + * F1:0xEC i = 3 + * [ 0: 0] Read Enable + * 0 = Reads Disabled + * 1 = Reads Enabled + * [ 1: 1] Write Enable + * 0 = Writes Disabled + * 1 = Writes Enabled + * [ 2: 2] Device Number Compare Enable + * 0 = The ranges are based on bus number + * 1 = The ranges are ranges of devices on bus 0 + * [ 3: 3] Reserved + * [ 6: 4] Destination Node + * 000 = Node 0 + * 001 = Node 1 + * 010 = Node 2 + * 011 = Node 3 + * 100 = Node 4 + * 101 = Node 5 + * 110 = Node 6 + * 111 = Node 7 + * [ 7: 7] Reserved + * [ 9: 8] Destination Link + * 00 = Link 0 + * 01 = Link 1 + * 10 = Link 2 + * 11 - Reserved + * [15:10] Reserved + * [23:16] Bus Number Base i + * This field defines the lowest bus number in configuration region i + * [31:24] Bus Number Limit i + * This field defines the highest bus number in configuration regin i + */ +// PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xE0), 0x0000FC88, 0x06000003, // AMD 8111 on link0 of CPU 0 + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xE4), 0x0000FC88, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xE8), 0x0000FC88, 0x00000000, + PCI_ADDR(CONFIG_CBB, CONFIG_CDB, 1, 0xEC), 0x0000FC88, 0x00000000, + }; + + int max; + max = ARRAY_SIZE(register_values); + setup_resource_map(register_values, max); +} Added: trunk/src/mainboard/advansus/a785e-i/romstage.c ============================================================================== --- /dev/null 00:00:00 1970 (empty, because file is newly added) +++ trunk/src/mainboard/advansus/a785e-i/romstage.c Sat May 7 11:15:02 2011 (r6561) @@ -0,0 +1,279 @@ +/* + * This file is part of the coreboot project. + * + * Copyright (C) 2011 Advanced Micro Devices, Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +//#define SYSTEM_TYPE 0 /* SERVER */ +#define SYSTEM_TYPE 1 /* DESKTOP */ +//#define SYSTEM_TYPE 2 /* MOBILE */ + +//used by incoherent_ht +#define FAM10_SCAN_PCI_BUS 0 +#define FAM10_ALLOCATE_IO_RANGE 0 + +#include <stdint.h> +#include <string.h> +#include <device/pci_def.h> +#include <device/pci_ids.h> +#include <arch/io.h> +#include <device/pnp_def.h> +#include <arch/romcc_io.h> +#include <cpu/x86/lapic.h> +#include <console/console.h> +#include <cpu/amd/model_10xxx_rev.h> +#include "northbridge/amd/amdfam10/raminit.h" +#include "northbridge/amd/amdfam10/amdfam10.h" +#include "cpu/x86/lapic/boot_cpu.c" +#include "northbridge/amd/amdfam10/reset_test.c" +#include <console/loglevel.h> +#include "cpu/x86/bist.h" +#include "superio/winbond/w83627hf/early_serial.c" +#include "cpu/x86/mtrr/earlymtrr.c" +#include <cpu/amd/mtrr.h> +#include "northbridge/amd/amdfam10/setup_resource_map.c" +#include "southbridge/amd/rs780/early_setup.c" +#include <SbEarly.h> +#include <SBPLATFORM.h> /* SB OEM constants */ +#include <southbridge/amd/cimx_wrapper/sb800/smbus.h> +#include "northbridge/amd/amdfam10/debug.c" + +static void activate_spd_rom(const struct mem_controller *ctrl) +{ +} + +static int spd_read_byte(u32 device, u32 address) +{ + return do_smbus_read_byte(SMBUS_IO_BASE, device, address); +} + +#include "northbridge/amd/amdfam10/raminit_sysinfo_in_ram.c" +#include "northbridge/amd/amdfam10/pci.c" +#include "resourcemap.c" +#include "cpu/amd/quadcore/quadcore.c" +#include "cpu/amd/car/post_cache_as_ram.c" +#include "cpu/amd/microcode/microcode.c" +#if CONFIG_UPDATE_CPU_MICROCODE +#include "cpu/amd/model_10xxx/update_microcode.c" +#endif +#include "cpu/amd/model_10xxx/init_cpus.c" +#include "northbridge/amd/amdfam10/early_ht.c" +#include "spd.h" + +#include <reset.h> +void soft_reset(void) +{ + set_bios_reset(); + /* link reset */ + outb(0x06, 0x0cf9); +} + +//FIXME copyed from sb800 +#include <pmio.h> +static void sb800_clk_output_48Mhz(void) +{ + /* AcpiMMioDecodeEn */ + u8 reg8; + reg8 = pm_ioread(0x24); + reg8 |= 1; + reg8 &= ~(1 << 1); + pm_iowrite(0x24, reg8); + + *(volatile u32 *)(0xFED80000+0xE00+0x40) &= ~((1 << 0) | (1 << 2)); /* 48Mhz */ + *(volatile u32 *)(0xFED80000+0xE00+0x40) |= 1 << 1; /* 48Mhz */ +} + +void cache_as_ram_main(unsigned long bist, unsigned long cpu_init_detectedx) +{ + struct sys_info *sysinfo = (struct sys_info *)(CONFIG_DCACHE_RAM_BASE + CONFIG_DCACHE_RAM_SIZE - CONFIG_DCACHE_RAM_GLOBAL_VAR_SIZE); + static const u8 spd_addr[] = {RC00, DIMM0, DIMM2, 0, 0, DIMM1, DIMM3, 0, 0, }; + u32 bsp_apicid = 0, val; + msr_t msr; + + if (!cpu_init_detectedx && boot_cpu()) { + /* Nothing special needs to be done to find bus 0 */ + /* Allow the HT devices to be found */ + /* mov bsp to bus 0xff when > 8 nodes */ + set_bsp_node_CHtExtNodeCfgEn(); + enumerate_ht_chain(); + + //enable port80 decoding and southbridge poweron init + sb_poweron_init(); + } + + post_code(0x30); + + if (bist == 0) { + bsp_apicid = init_cpus(cpu_init_detectedx, sysinfo); /* mmconf is inited in init_cpus */ + /* All cores run this but the BSP(node0,core0) is the only core that returns. */ + } + + post_code(0x32); + + enable_rs780_dev8(); + sb800_clk_output_48Mhz(); + + w83627hf_set_clksel_48(PNP_DEV(0x2e, 0)); + w83627hf_enable_serial(0, CONFIG_TTYS0_BASE); + + uart_init(); + console_init(); + printk(BIOS_DEBUG, "\n"); + +// dump_mem(CONFIG_DCACHE_RAM_BASE+CONFIG_DCACHE_RAM_SIZE-0x200, CONFIG_DCACHE_RAM_BASE+CONFIG_DCACHE_RAM_SIZE); + + /* Halt if there was a built in self test failure */ + report_bist_failure(bist); + + // Load MPB + val = cpuid_eax(1); + printk(BIOS_DEBUG, "BSP Family_Model: %08x \n", val); + printk(BIOS_DEBUG, "*sysinfo range: [%p,%p]\n",sysinfo,sysinfo+1); + printk(BIOS_DEBUG, "bsp_apicid = %02x \n", bsp_apicid); + printk(BIOS_DEBUG, "cpu_init_detectedx = %08lx \n", cpu_init_detectedx); + + /* Setup sysinfo defaults */ + set_sysinfo_in_ram(0); + +#if CONFIG_UPDATE_CPU_MICROCODE + update_microcode(val); +#endif + post_code(0x33); + + cpuSetAMDMSR(); + post_code(0x34); + + amd_ht_init(sysinfo); + post_code(0x35); + + /* Setup nodes PCI space and start core 0 AP init. */ + finalize_node_setup(sysinfo); + + /* Setup any mainboard PCI settings etc. */ + setup_mb_resource_map(); + post_code(0x36); + + /* wait for all the APs core0 started by finalize_node_setup. */ + /* FIXME: A bunch of cores are going to start output to serial at once. + It would be nice to fixup prink spinlocks for ROM XIP mode. + I think it could be done by putting the spinlock flag in the cache + of the BSP located right after sysinfo. + */ + wait_all_core0_started(); + +#if CONFIG_LOGICAL_CPUS==1 + /* Core0 on each node is configured. Now setup any additional cores. */ + printk(BIOS_DEBUG, "start_other_cores()\n"); + start_other_cores(); + post_code(0x37); + wait_all_other_cores_started(bsp_apicid); +#endif + + post_code(0x38); + + /* run _early_setup before soft-reset. */ + rs780_early_setup(); + +#if CONFIG_SET_FIDVID == 1 + msr = rdmsr(0xc0010071); + printk(BIOS_DEBUG, "\nBegin FIDVID MSR 0xc0010071 0x%08x 0x%08x \n", msr.hi, msr.lo); + post_code(0x39); + + if (!warm_reset_detect(0)) { // BSP is node 0 + init_fidvid_bsp(bsp_apicid, sysinfo->nodes); + } else { + init_fidvid_stage2(bsp_apicid, 0); // BSP is node 0 + } + + post_code(0x3A); + + /* show final fid and vid */ + msr=rdmsr(0xc0010071); + printk(BIOS_DEBUG, "End FIDVIDMSR 0xc0010071 0x%08x 0x%08x \n", msr.hi, msr.lo); +#endif + + rs780_htinit(); + + /* Reset for HT, FIDVID, PLL and errata changes to take affect. */ + if (!warm_reset_detect(0)) { + print_info("...WARM RESET...\n\n\n"); + soft_reset(); + die("After soft_reset_x - shouldn't see this message!!!\n"); + } + + post_code(0x3B); + + /* It's the time to set ctrl in sysinfo now; */ + printk(BIOS_DEBUG, "fill_mem_ctrl()\n"); + fill_mem_ctrl(sysinfo->nodes, sysinfo->ctrl, spd_addr); + + post_code(0x40); + +// die("Die Before MCT init."); + + printk(BIOS_DEBUG, "raminit_amdmct()\n"); + raminit_amdmct(sysinfo); + post_code(0x41); + +/* + dump_pci_device_range(PCI_DEV(0, 0x18, 0), 0, 0x200); + dump_pci_device_range(PCI_DEV(0, 0x18, 1), 0, 0x200); + dump_pci_device_range(PCI_DEV(0, 0x18, 2), 0, 0x200); + dump_pci_device_range(PCI_DEV(0, 0x18, 3), 0, 0x200); +*/ + +// ram_check(0x00200000, 0x00200000 + (640 * 1024)); +// ram_check(0x40200000, 0x40200000 + (640 * 1024)); + +// die("After MCT init before CAR disabled."); + + rs780_before_pci_init(); + + post_code(0x42); + post_cache_as_ram(); // BSP switch stack to ram, copy then execute LB. + post_code(0x43); // Should never see this post code. +} + +/** + * BOOL AMD_CB_ManualBUIDSwapList(u8 Node, u8 Link, u8 **List) + * Description: + * This routine is called every time a non-coherent chain is processed. + * BUID assignment may be controlled explicitly on a non-coherent chain. Provide a + * swap list. The first part of the list controls the BUID assignment and the + * second part of the list provides the device to device linking. Device orientation + * can be detected automatically, or explicitly. See documentation for more details. + * + * Automatic non-coherent init assigns BUIDs starting at 1 and incrementing sequentially + * based on each device's unit count. + * + * Parameters: + * @param[in] u8 node = The node on which this chain is located + * @param[in] u8 link = The link on the host for this chain + * @param[out] u8** list = supply a pointer to a list + * @param[out] BOOL result = true to use a manual list + * false to initialize the link automatically + */ +BOOL AMD_CB_ManualBUIDSwapList (u8 node, u8 link, const u8 **List) +{ + static const u8 swaplist[] = {0, 1, 0xFF, 0, 0xFF}; + /* If the BUID was adjusted in early_ht we need to do the manual override */ + if ((node == 0) && (link == 0)) { /* BSP SB link */ + *List = swaplist; + return 1; + } + + return 0; +}

1 0

[commit] r6560 - trunk/src/southbridge/amd/rs780
by repository service 07 May '11

07 May '11

Author: kerry Date: Sat May 7 10:51:32 2011 New Revision: 6560 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6560 Log: RS780 DDI Lanes configure support, and remove RS780 get_cpu_rev(). Signed-off-by: Kerry She <kerry.she(a)amd.com> Acked-by: Marc Jones <marcj303(a)gmail.com> Modified: trunk/src/southbridge/amd/rs780/chip.h trunk/src/southbridge/amd/rs780/early_setup.c trunk/src/southbridge/amd/rs780/gfx.c Modified: trunk/src/southbridge/amd/rs780/chip.h ============================================================================== --- trunk/src/southbridge/amd/rs780/chip.h Sat May 7 10:43:40 2011 (r6559) +++ trunk/src/southbridge/amd/rs780/chip.h Sat May 7 10:51:32 2011 (r6560) @@ -33,6 +33,8 @@ u8 gfx_compliance; /* whether support compliance? */ u8 gfx_reconfiguration; /* Dynamic Lind Width Control */ u8 gfx_link_width; /* Desired width of lane 2 */ + u8 gfx_pcie_config; /* GFX PCIE Modes */ + u8 gfx_ddi_config; /* GFX DDI Modes */ }; struct chip_operations; extern struct chip_operations southbridge_amd_rs780_ops; Modified: trunk/src/southbridge/amd/rs780/early_setup.c ============================================================================== --- trunk/src/southbridge/amd/rs780/early_setup.c Sat May 7 10:43:40 2011 (r6559) +++ trunk/src/southbridge/amd/rs780/early_setup.c Sat May 7 10:51:32 2011 (r6560) @@ -142,32 +142,6 @@ } } -static void get_cpu_rev(void) -{ - u32 eax; - - eax = cpuid_eax(1); - printk(BIOS_INFO, "get_cpu_rev EAX=0x%x.\n", eax); - if (eax <= 0xfff) - printk(BIOS_INFO, "CPU Rev is K8_Cx.\n"); - else if (eax <= 0x10fff) - printk(BIOS_INFO, "CPU Rev is K8_Dx.\n"); - else if (eax <= 0x20fff) - printk(BIOS_INFO, "CPU Rev is K8_Ex.\n"); - else if (eax <= 0x40fff) - printk(BIOS_INFO, "CPU Rev is K8_Fx.\n"); - else if (eax == 0x60fb1 || eax == 0x60f81) /*These two IDS are exception, they are G1. */ - printk(BIOS_INFO, "CPU Rev is K8_G1.\n"); - else if (eax <= 0X60FF0) - printk(BIOS_INFO, "CPU Rev is K8_G0.\n"); - else if (eax <= 0x100000) - printk(BIOS_INFO, "CPU Rev is K8_G1.\n"); - else if (eax <= 0x100f00) - printk(BIOS_INFO, "CPU Rev is Fam 10.\n"); - else - printk(BIOS_INFO, "CPU Rev is K8_10.\n"); -} - static u8 is_famly10(void) { return (cpuid_eax(1) & 0xff00000) != 0; @@ -630,6 +604,13 @@ /* ATINB_CLKCFG_PORT_TABLE */ /* rs780 A11 SB Link full swing? */ + + /* SET NB_MISC_REG01 BIT8 to Enable HDMI, reference CIMX_5_9_3 NBPOR_InitPOR(), + * then the accesses to internal graphics IO space 0x60/0x64, are forwarded to + * nbconfig:0x60/0x64 + */ + + set_nbmisc_enable_bits(nb_dev, 0x01, ~(1 << 8), (1 << 8)); } /* enable CFG access to Dev8, which is the SB P2P Bridge */ @@ -647,8 +628,6 @@ device_t nb_dev = PCI_DEV(0, 0, 0); printk(BIOS_INFO, "rs780_early_setup()\n"); - get_cpu_rev(); - /* The printk(BIOS_INFO, s) below cause the system unstable. */ switch (get_nb_rev(nb_dev)) { case REV_RS780_A11: Modified: trunk/src/southbridge/amd/rs780/gfx.c ============================================================================== --- trunk/src/southbridge/amd/rs780/gfx.c Sat May 7 10:43:40 2011 (r6559) +++ trunk/src/southbridge/amd/rs780/gfx.c Sat May 7 10:51:32 2011 (r6560) @@ -303,6 +303,43 @@ } #endif +#define GFX_CONFIG_DDI1 0x04 +#define GFX_CONFIG_DDI2 0x08 +#define GFX_CONFIG_DDI (GFX_CONFIG_DDI1 | GFX_CONFIG_DDI2) + +/** + * Force poweron pads for lanes used for DDI + * reference CIMx PCIEL_PowerOnDDILanes() + * + * Inactive B_PRX_PDNB_FDIS B_PTX_PDNB_FDIS + * Lanes + * Lanes 0-1 Bit 8 Bit 0 + * Lanes 2-3 Bit 9 Bit 1 + * Lanes 4-5 Bit 10 Bit 2 + * Lanes 6-7 Bit 11 Bit 3 + * Lanes 8-9 Bit 12 Bit 4 + * Lanes 10-11 Bit 13 Bit 5 + * Lanes 12-13 Bit 14 Bit 6 + * Lanes 14-15 Bit 15 Bit 7 + */ +static void poweron_ddi_lanes(device_t nb_dev) +{ + u8 i; + u32 gfx_cfg = 0; + u32 ddi_pads = 0; + + ddi_pads = ~(nbpcie_ind_read_index(nb_dev, 0x65)); /* save original setting */ + gfx_cfg = nbmisc_read_index(nb_dev, 0x74); + for (i = 0; i < 3 ; i++) { + if (gfx_cfg & GFX_CONFIG_DDI) { + ddi_pads |= (3 << (i * 2)); + } + gfx_cfg >>= 8; + } + ddi_pads |= ddi_pads << 8; /* both TX and RX */ + nbpcie_ind_write_index(nb_dev, 0x65, ~ddi_pads); +} + static void internal_gfx_pci_dev_init(struct device *dev) { unsigned char * bpointer; @@ -535,6 +572,9 @@ } } + /* Poweron DDI Lanes */ + poweron_ddi_lanes(nb_dev); + /* Transfer the Table to VBIOS. */ pointer = (u32 *)&vgainfo; for(i=0; i<sizeof(ATOM_INTEGRATED_SYSTEM_INFO_V2); i+=4) @@ -1111,6 +1151,147 @@ /* step 2, TMDS, (only need if CMOS option is enabled) */ if (cfg->gfx_tmds) { + /** + * PCIe Initialization for DDI. + * The VBIOS/Driver is responsible for DDI programming sequence, + * The SBIOS is responsible for programming the lane and clock muxing specific to each case. + * Refer to RPR Chapter 7: "PCIe Initialization for DDI". + * Note: This programming must be done before hold training is released. + */ + switch (cfg->gfx_pcie_config) { + case 1: /* 1x16 GFX -default case, no programming required */ + break; + case 2: /* 1x8 GFX on Lanes 0-7 */ + case 5: /* 1x4 GPP on Lanes 0-3 */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 6, 0x1 << 6); /* Disables PCIe mode on PHY Lanes 8-11 */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 7, 0x1 << 7); /* Disables PCIe mode on PHY Lanes 12-15 */ + break; + case 3: /* 1x8 on Lanes 8-15 */ + case 7: /* 1x4 GPP on Lanes 8-11 */ + /* TXCLK */ + set_nbmisc_enable_bits(nb_dev, 0x07, 1 << 16, 1 << 16); + set_nbmisc_enable_bits(nb_dev, 0x07, 0xF << 12, 0xF << 12); + set_nbmisc_enable_bits(nb_dev, 0x07, 0x3 << 24, 0x2 << 24); + set_nbmisc_enable_bits(nb_dev, 0x28, 0x3 << 0, 0x0 << 0); + /* RXCLK */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 8, 0x2 << 8); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 10, 0x2 << 10); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 12, 0x2 << 12); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 14, 0x2 << 14); + /* TX Lane Muxing */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 2, 0x1 << 2); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 3, 0x1 << 3); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 4, 0x1 << 4); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 5, 0x1 << 5); + break; + case 4: /* 2x8 */ + case 10: /* 1x4 GPP on Lanes 0-3 and 1x4 GPP on Lanes 8-11 */ + case 14: /* 1x8 GFX on Lanes 0-7 and 1x4 GPP on Lanes 8-11 */ + case 17: /* 1x4 GPP on Lanes 0-3 and 1x8 GFX on Lanes 8-15 */ + /* Set dual slot configuration */ + set_nbmisc_enable_bits(nb_dev, 0x08, 0xF << 8, 0x5 << 8); + break; + case 9: /* PCIe 2x4 GPPs on Lanes 0-7 */ + case 6: /* PCIe 1x4 GPP on Lanes 4-7 */ + /* Set dual slot configuration */ + set_nbmisc_enable_bits(nb_dev, 0x08, 0xF << 8, 0x5 << 8); + /* TXCLK */ + set_nbmisc_enable_bits(nb_dev, 0x07, 1 << 16, 0 << 16); + set_nbmisc_enable_bits(nb_dev, 0x07, 0xF << 12, 0x0 << 12); + set_nbmisc_enable_bits(nb_dev, 0x07, 0x3 << 20, 0x0 << 20); + set_nbmisc_enable_bits(nb_dev, 0x28, 0x1 << 0, 0x0 << 0); + /* RXCLK */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 8, 0x0 << 8); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 10, 0x1 << 10); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 12, 0x3 << 12); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 14, 0x0 << 14); + /* TX Lane Muxing */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 1, 0x1 << 1); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 6, 0x1 << 6); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 7, 0x1 << 7); + break; + case 13: /* 2x4 GPPs on Lanes 8-15 */ + case 8: /* 1x4 GPP on Lanes 12-15 */ + /* Set dual slot configuration */ + set_nbmisc_enable_bits(nb_dev, 0x08, 0xF << 8, 0x5 << 8); + /* TXCLK */ + set_nbmisc_enable_bits(nb_dev, 0x07, 1 << 16, 1 << 16); + set_nbmisc_enable_bits(nb_dev, 0x07, 0xF << 12, 0xF << 12); + set_nbmisc_enable_bits(nb_dev, 0x07, 0x3 << 24, 0x2 << 24); + set_nbmisc_enable_bits(nb_dev, 0x28, 0x3 << 0, 0x3 << 0); + /* RXCLK */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 8, 0x2 << 8); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 10, 0x3 << 10); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 12, 0x1 << 12); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 14, 0x2 << 14); + /* TX Lane Muxing */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 2, 0x1 << 2); + set_nbmisc_enable_bits(nb_dev, 0x28, 0x1 << 14, 0x1 << 14); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 4, 0x1 << 4); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 5, 0x1 << 5); + break; + case 15: /* 1x8 GFX on Lanes 0-7 and 1x4 GPP on Lanes 12-15 */ + case 11: /* 1x4 GPP on Lanes 0-3 and 1x4 GPP on Lanes 12-15 */ + /* Set dual slot configuration */ + set_nbmisc_enable_bits(nb_dev, 0x08, 0xF << 8, 0x5 << 8); + /* TXCLK */ + set_nbmisc_enable_bits(nb_dev, 0x07, 1 << 16, 0 << 16); + set_nbmisc_enable_bits(nb_dev, 0x07, 0xF << 12, 0x0 << 12); + set_nbmisc_enable_bits(nb_dev, 0x07, 0x3 << 20, 0x0 << 20); + set_nbmisc_enable_bits(nb_dev, 0x28, 0x3 << 0, 0x1 << 0); + /* RXCLK */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 8, 0x0 << 8); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 10, 0x0 << 10); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 12, 0x1 << 12); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 14, 0x3 << 14); + /* TX Lane Muxing */ + set_nbmisc_enable_bits(nb_dev, 0x28, 0x1 << 14, 0x1 << 14); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 6, 0x1 << 6); + break; + case 16: /* 1x8 GFX on Lanes 8-15 and 1x4 GPP on Lanes 4-7 */ + case 12: /* 1x4 GPP on Lanes 4-7 and 1x8 GFX on Lanes 8-15 */ + /* Set dual slot configuration */ + set_nbmisc_enable_bits(nb_dev, 0x08, 0xF << 8, 0x5 << 8); + /* TXCLK */ + set_nbmisc_enable_bits(nb_dev, 0x07, 1 << 16, 1 << 16); + set_nbmisc_enable_bits(nb_dev, 0x07, 0xF << 12, 0xF << 12); + set_nbmisc_enable_bits(nb_dev, 0x07, 0x3 << 24, 0x2 << 24); + set_nbmisc_enable_bits(nb_dev, 0x07, 0x3 << 22, 0x2 << 22); + set_nbmisc_enable_bits(nb_dev, 0x28, 0x3 << 0, 0x2 << 0); + /* RXCLK */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 8, 0x2 << 8); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 10, 0x2 << 10); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 12, 0x3 << 12); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x3 << 14, 0x1 << 14); + /* TX Lane Muxing */ + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 2, 0x1 << 2); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 3, 0x1 << 3); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 1, 0x1 << 1); + set_nbmisc_enable_bits(nb_dev, 0x27, 0x1 << 4, 0x1 << 4); + break; + default: + printk(BIOS_INFO, "Incorrect configuration of external GFX slot.\n"); + break; + } + + /* DDI Configuration */ + switch (cfg->gfx_ddi_config) { + case 1: /* DDI_SL lanes0-3 */ + nbmisc_write_index(nb_dev, 0x74, GFX_CONFIG_DDI); + break; + case 2: /* DDI_SL lanes4-7 */ + nbmisc_write_index(nb_dev, 0x74, (GFX_CONFIG_DDI << 8)); + break; + case 5: /* DDI_SL lanes0-4, lanes4-7 */ + nbmisc_write_index(nb_dev, 0x74, (GFX_CONFIG_DDI << 8) | GFX_CONFIG_DDI); + break; + case 6: /* DDI_DL lanes0-7 */ + nbmisc_write_index(nb_dev, 0x74, (GFX_CONFIG_DDI << 8) | GFX_CONFIG_DDI); + break; + default: + printk(BIOS_INFO, "Incorrect configuration of external GFX slot.\n"); + break; + } } #if 1 /* external clock mode */ @@ -1123,8 +1304,6 @@ /* 5.9.1.3 Selects the GFX REFCLK to be the source for PLL A. */ /* 5.9.1.4 Selects the GFX REFCLK to be the source for PLL B. */ /* 5.9.1.5 Selects the GFX REFCLK to be the source for PLL C. */ - set_nbmisc_enable_bits(nb_dev, 0x28, 3 << 6 | 3 << 8 | 3 << 10, - 1 << 6 | 1 << 8 | 1 << 10); reg32 = nbmisc_read_index(nb_dev, 0x28); printk(BIOS_DEBUG, "misc 28 = %x\n", reg32);

1 0

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot May 2011