coreboot June 2015

coreboot@coreboot.org

41 participants
76 discussions

Lenovo T410 Coreboot
by A. Veek 14 Dec '18

14 Dec '18

2 1

Re: [coreboot] No VGA output on e350m1 after flashing. what to do?
by Reiner Luett 12 Sep '17

12 Sep '17

Hi! On 30.06.2013 19:28, Christian Weinz wrote: > Maybe I didn't include the VGA option in the make menuconfig process. > How can I solve this problem? You need to add the VGA Option ROM (VGA BIOS -> Add VGA BIOS image). I've extracted it from the UEFI, but you also could use these: http://www.coreboot.org/index.php?title=ASRock_E350M1&oldid=11114 at the end of the page or you also may be able to use the default AMD fam14 (Persimmon) vbios. You will need to agree to the click through: http://wwwd.amd.com/support/vbioslic.nsf/userverify?openform http://www.coreboot.org/AMD_DB-FT1_PERSIMMON It's a pity, that bios_extract didn't work for now. You could use the AMI Aptio EFI MMTool with wine: http://win-lite.de/benutzer/fernando/BIOS-Tools/AMI_Aptio_EFI_MMTool_v4.50.… You need to extract OntarioEFIVbios with PCI ID 1002,9802 as Option ROM. Regards, Reiner --

5 6

Re: [coreboot] On Intel Boot Guard
by Alexander Couzens 15 Apr '16

15 Apr '16

Hi Iru, we aren't still sure which boards use Intel Boot Guard and which doesn't use it. But we expect most board use it, because it's "recommended" by intel - as we dont recommend it. Also there isn't yet a test script for Intel Boot Guard. Can you post a link to that forum post? I would like to look into a x240 flash image. If you have such board it would be nice if you can send me a copy of the flash image via private mail. Cheers, lynxis -- Alexander Couzens mail: lynxis(a)fe80.eu jabber: lynxis(a)jabber.ccc.de mobile: +4915123277221

2 2

coreboot ported to the ASUS KGPE-D16 (Libreboot: blobless, fully functional!)
by Timothy Pearson 17 Oct '15

17 Oct '15

All, I have successfully ported coreboot to the relatively modern ASUS KGPE-D16 server board (dual AMD socket G34, 16 DDR3 DIMMs, https://www.asus.com/us/Commercial_Servers_Workstations/KGPED16/)! This port uses native Family 10h initialization (_not_ AGESA or CIMX). The Libreboot folks will be interested to know that this board can run blob-free and still retain full functionality! Port specifications: CPU: Dual AMD G34 Magny-Cours (Family 10h) RAM: 16 DDR3 DIMM slots with ECC support (tested with x4 4G DDR3-1333 unbuffered DIMMs) Peripherals: PCIe slots: all functional PCI slot: functional RS-232: functional PS/2: expected to function, not tested (on SuperIO) ASpeed VGA device: functional (text mode, see below) IEEE1394: functional On-board USB: functional On-board NICs: functional ASUS PIKE SAS controller: functional PCIe ROMs: functional Power management: DDR3 voltage set: functional ACPI/APIC: functional Suspend/resume: broken Other: cbmem console: partial support (log truncated) cbmem timestamps: functional nvram: functional BIOS recovery jumper: functional ASpeed VGA: The ASpeed VGA device initialises in text mode via its (new) coreboot driver, however this initialisation is incomplete, leading to distorted but quite usable VGA output. When Linux boots and engages the graphical framebuffer all distortion disappears. This port was not trivial. Almost every device used was broken and required debugging/repair, with the notable exception of the SuperIO chip. The AMD DDR3 controller was severely broken to the point where large rewrites were needed in order to bring it in line with the BKDG. Even after the various component drivers were repaired Due to the labor-intensive nature of the port and the extensive changes throughout the entire source tree, it is not economically feasible to merge this port upstream at this time (I estimate upward of 30 independent patches would be required just to get the board booting!). Raptor Engineering will, however, be continuing to maintain this port internally, and I am currently looking into adding native Family 15h support on top of this internal tree. Additionally, while it was not a priority for the initial port, I will be attempting to enable suspend/resume functionality as I have time. If there is sufficient interest from the community in adding this board to coreboot I would consider merging the changes in exchange for a one-time contract payment in the vicinity of $35,000 USD. When considering this offer please bear in mind that this is a fully functional blobless board with a wide range of peripherals and expansion options available, and that once these large changes are merged I will continue to enhance coreboot functionality as before (e.g. with the KFSN4-DRE and the T400). I would also be willing to add this board to the test stand as the only fully supported 4-way Opteron board (socket G34 Magny-Cours CPUs contain two separate CPUs in one package, making this 2-socket board a 4-way system from a HyperTransport perspective). Please let me know if you have any questions! -- Timothy Pearson Raptor Engineering +1 (415) 727-8645 http://www.raptorengineeringinc.com

6 10

[Mohon Peak] Memtest86+
by Patrick Agrain 18 Aug '15

18 Aug '15

Hello, I try to perform some memory test on the Mohon Peak CRB with memtest86+. I downloaded memtest86+ v5.01 and compile it. So far, so good. Following the thread: http://www.coreboot.org/pipermail/coreboot/2015-January/079143.html concerning this topic, I modified the given values, so that now: [root@localhost memtest86+-5.01]# readelf -e memtest1modified ELF Header: Magic: 7f 45 4c 46 01 01 01 00 00 00 00 00 00 00 00 00 Class: ELF32 Data: 2's complement, little endian Version: 1 (current) OS/ABI: UNIX - System V ABI Version: 0 Type: EXEC (Executable file) Machine: Intel 80386 Version: 0x1 Entry point address: 0x10000 Start of program headers: 52 (bytes into file) Start of section headers: 151580 (bytes into file) Flags: 0x0 Size of this header: 52 (bytes) Size of program headers: 32 (bytes) Number of program headers: 1 Size of section headers: 40 (bytes) Number of section headers: 3 Section header string table index: 2 Section Headers: [Nr] Name Type Addr Off Size ES Flg Lk Inf Al [ 0] NULL 00000000 000000 000000 00 0 0 0 [ 1] .data PROGBITS 00010000 001000 024008 00 WA 0 0 1 [ 2] .shstrtab STRTAB 00000000 025008 000011 00 0 0 1 Key to Flags: W (write), A (alloc), X (execute), M (merge), S (strings) I (info), L (link order), G (group), x (unknown) O (extra OS processing required) o (OS specific), p (processor specific) Program Headers: Type Offset VirtAddr PhysAddr FileSiz MemSiz Flg Align LOAD 0x010000 0x00010000 0x00010000 0x24008 0x24008 RW 0x200000 Section to Segment mapping: Segment Sections... 00 .shstrtab [root@localhost memtest86+-5.01]# What gives the same scheme as in the previously mentionned thread. Now the logs of the booting Mohon Peak (from begin of Seabios): SeaBIOS (version rel-1.8.0-12-ga1ac886-dirty-20150402_003540-localhost.localdomain) init usb EHCI init on dev 00:16.0 (regs=0xdfe89420) set_address 0x7fd41b80 config_usb: 0x7fd41a50 device rev=0200 cls=09 sub=00 proto=01 size=64 init serial Found 2 legacy serial ports init hard drives init ahci AHCI controller at 17.0, iobase dfe88000, irq 15 AHCI: cap 0xc720ff03, ports_impl 0x0 AHCI controller at 18.0, iobase dfe88800, irq 0 AHCI: cap 0xc3309f01, ports_impl 0x1 AHCI/0: probing AHCI/0: link up AHCI/0: ... finished, status 0x51, ERROR 0x4 Searching bootorder for: /pci@i0cf8/*@18/drive@0/disk@0 AHCI/0: registering: "AHCI/0: ST500DM002-1BD142 ATA-8 Hard-Disk (465 GiBytes)" Registering bootable: AHCI/0: ST500DM002-1BD142 ATA-8 Hard-Disk (465 GiBytes) (type:2 prio:103 data:f3ef0) Searching bootorder for: /rom@img/Memtest86+ Registering bootable: Payload [Memtest86+] (type:32 prio:9999 data:ffe23240) Scan for option roms Attempting to init PCI bdf 00:00.0 (vd 8086:1f08) Attempting to init PCI bdf 00:01.0 (vd 8086:1f10) Attempting to init PCI bdf 00:03.0 (vd 8086:1f12) Attempting to init PCI bdf 00:0e.0 (vd 8086:1f14) Attempting to init PCI bdf 00:0f.0 (vd 8086:1f16) Attempting to init PCI bdf 00:13.0 (vd 8086:1f15) Attempting to init PCI bdf 00:14.0 (vd 8086:1f41) Attempting to init PCI bdf 00:14.1 (vd 8086:1f41) Attempting to init PCI bdf 00:16.0 (vd 8086:1f2c) Attempting to init PCI bdf 00:17.0 (vd 8086:1f22) Attempting to init PCI bdf 00:18.0 (vd 8086:1f32) Attempting to init PCI bdf 00:1f.0 (vd 8086:1f38) Attempting to init PCI bdf 00:1f.3 (vd 8086:1f3c) Attempting to init PCI bdf 01:00.0 (vd 1415:c158) Attempting to init PCI bdf 02:00.0 (vd 10b5:8624) Attempting to init PCI bdf 03:04.0 (vd 10b5:8624) Attempting to init PCI bdf 03:05.0 (vd 10b5:8624) Attempting to init PCI bdf 03:08.0 (vd 10b5:8624) Attempting to init PCI bdf 05:00.0 (vd 8086:1528) Attempting to init PCI bdf 05:00.1 (vd 8086:1528) Press ESC for boot menu. Select boot device: 1. AHCI/0: ST500DM002-1BD142 ATA-8 Hard-Disk (465 GiBytes) 2. Payload [Memtest86+] Searching bootorder for: HALT Mapping hd drive 0x000f3ef0 to 0 drive 0x000f3ef0: PCHS=16383/16/63 translation=lba LCHS=1024/255/63 s=976773168 finalize PMM malloc finalize Space available for UMB: c1000-ee800, f0000-f3ef0 Returned 258048 bytes of ZoneHigh e820 map has 8 items: 0: 0000000000000000 - 000000000009f800 = 1 RAM 1: 000000000009f800 - 00000000000a0000 = 2 RESERVED 2: 00000000000f0000 - 0000000000100000 = 2 RESERVED 3: 0000000000100000 - 000000007fd89000 = 1 RAM 4: 000000007fd89000 - 000000007fe00000 = 2 RESERVED 5: 00000000e0000000 - 00000000f0000000 = 2 RESERVED 6: 00000000fee00000 - 00000000fee01000 = 2 RESERVED 7: 0000000100000000 - 0000000180000000 = 1 RAM Jump to int19 enter handle_19: NULL Booting from CBFS... Run img/Memtest86+ Segment 464c457f 16777216@0xffe23268 -> 256@0x02000300 No support for compression type 10101 enter handle_18: NULL Booting from 0000:7c00 GRUB Loading stage2. Output on the SERIAL line.. enter handle_12: a=00000000 b=00000000 c=00000000 d=00000080 ds=0000 es=0000 ss=0000 si=0000811e di=00028da8 bp=00001ff0 sp=00001ff4 cs=0000 ip=8a82 f=0297 no switch back. GRUB version 0.5.96 (638K lower / 2093604K upper memory) +-------------------------------------------------------------------------+ | Boot GNU/Linux [ll-ttyS1-115K2] | | Boot GNU/Linux [xx-ttyS1-115K2] | | Boot GNU/Linux [xx-ttyS1-115K2] | | Boot GNU/Linux [default] | | Install GRUB into the hard disk | | | | | | | | | | | | | | | +-------------------------------------------------------------------------+ Use the ^ and v keys to select which entry is highlighted. Press enter to boot the selected OS, 'e' to edit the commands before booting, or 'c' for a command-line. After pressing 'ESC' and select '2', I'm not able to boot memtest86+, and fall back to the hard drive. Has anyone already faced this behavior. Thanks in advance. Best regards, Patrick Agrain

1 1

Re: [coreboot] Cbfstool compilation error with gcc 5.1
by Stefan Reinauer 11 Jul '15

11 Jul '15

* Anatol Pomozov <anatol.pomozov(a)gmail.com> [150531 08:49]: > Hi > > I am trying to compile coreboot cbfstool on Arch where gcc 5.1 is used. And I > see following compilation error. I wonder if it is coreboot or gcc issue. > > ==> Starting build()... > make: Entering directory '/home/anatol/sources/archpackages/coreboot-utils-git/ > src/coreboot/util/cbfstool' > mkdir -p ./ > cc -D_FORTIFY_SOURCE=2 -D_DEFAULT_SOURCE -D_POSIX_C_SOURCE=200809L -Iflashmap > -march=x86-64 -mtune=generic -O2 -pipe -fstack-protector-strong --param= > ssp-buffer-size=4 -g3 -std=c99 -Werror -Wall -Wextra -Wcast-qual > -Wmissing-prototypes -Wredundant-decls -Wshadow -Wstrict-prototypes > -Wwrite-strings -c -o rmodule.o rmodule.c > rmodule.c: In function ‘rmodule_create’: > rmodule.c:286:29: error: ‘phdr’ may be used uninitialized in this function > [-Werror=maybe-uninitialized] > (phdr->p_vaddr + phdr->p_memsz))) { > ^ > rmodule.c:203:14: note: ‘phdr’ was declared here > Elf64_Phdr *phdr; > ^ > cc1: all warnings being treated as errors > Makefile:55: recipe for target 'rmodule.o' failed > make: *** [rmodule.o] Error 1 > make: Leaving directory '/home/anatol/sources/archpackages/coreboot-utils-git/ > src/coreboot/util/cbfstool' > ==> ERROR: A failure occurred in build(). Looks like a false positive. ctx-phdr only gets passed on if nelements is 1, in which we know that phdr was set. Stefan

2 1

Re: [coreboot] Interrupt mapping with NetBSD
by Andrey Korolyov 30 Jun '15

30 Jun '15

On Sat, Jun 27, 2015 at 4:58 PM, Andrey Korolyov <andrey(a)xdel.ru> wrote: > On Sat, Jun 27, 2015 at 4:28 PM, Jonathan A. Kollasch > <jakllsch(a)kollasch.net> wrote: >> On Sat, Jun 27, 2015 at 04:09:08PM +0300, Andrey Korolyov wrote: >>> Hello, >>> >>> can anyone please provide a solid pointer for a 'patch' mentioned in >>> http://www.coreboot.org/NetBSD#Interrupt_routing? It looks like that >>> the even recent MPBIOS code in NetBSD kernel is not able to place all >>> interrupts correctly if coreboot is used with SeaBIOS payload, my >>> 82577 does not work exactly because of that under this OS. The target >>> hardware is a well-supported X201 platform, if this can add more >>> sense. >> >> The patch is unnecessary if the payload is SeaBIOS, which is the payload >> you want to use to boot NetBSD anyway. I barely remember the details of >> the patch at this point, and I have no idea if I still have it laying >> around. >> >> Anyway, you almost certainly don't want to be relying on anything other >> than the DSDT for interrupt routing on a modern machine with a modern OS. >> > > Thanks, disabling MPBIOS and therefore relying purely on what was > populated by ACPI didn`t help with issue. Just to mention - Linux > kernel works just fine with same device numbers, so the nature of the > problem is a bit unclear to me (driver`s code for 'unable to map > interrupt' suggests that there was no interrupt number provided at > all). Sadly the wireless driver behaves very poorly with 6250, leaving > no alternative for remote connection than a temporarily broken > ethernet link: > > 64 bytes from 192.168.1.36: icmp_seq=2 ttl=255 time=14.0 ms > 64 bytes from 192.168.1.36: icmp_seq=5 ttl=255 time=3.50 ms > 64 bytes from 192.168.1.36: icmp_seq=7 ttl=255 time=13.5 ms Ultra-short post-mortem: out of three top BSDs only FreeBSD stable was able to handle all hardware from very beginning, OpenBSD decided to not work with media layer of 82577 as well as NetBSD, though OpenBSD reported no driver issues. Hopefully I`ll have enough time to figure out and patch the difference.

1 0

Support for Fujitsu Laptops
by HW42 30 Jun '15

30 Jun '15

Hi, are there any ongoing efforts to support (some) Fujitsu laptops? While I'm ready to test things I don't have the required x86 firmware development skills to do it myself. Thank you. HW42

1 0

Re: [coreboot] T60 with ATI has black screen
by Paul Menzel 30 Jun '15

30 Jun '15

Dear Ron, Am Sonntag, den 28.06.2015, 15:50 +0000 schrieb ron minnich: > So, can someone remind me, is there no native graphics for the T60? I > could have sworn we got there last time we met. Or even in Berlin. as already discussed in #coreboot(a)irc.freenode.net, there are two variants of the Lenovo T60. One with Intel graphics and one with ATI/AMD graphics. Native graphics initialization unfortunately only exists for the models with an Intel graphics device. Thanks, Paul

1 0

Power on via USB, WoL from S5 on Panther (Haswell/Lynxpoint)
by Matt DeVillier 30 Jun '15

30 Jun '15

Greetings again! As a corollary / follow-up to my previous inquiry on automatic power-on when AC power applied, I'm now trying to get Panther (Asus ChromeBox - Haswell/Lynxpoint) to power on from S5 via a connected USB device (keyboard, mouse, IR remote) and via ethernet / wake-on-lan-- all of which currently work for S3, but not S5. Initial testing indicates that the USB ports are not getting put in the D3/hot state, as the IR receiver doesn't blink to indicate button presses as it does in S3. Looking at the panther/lynxpoint code, the only places I found that the USB ports were enabled under S3 but not S5 were in panther/acpi_tables.c and lynxpoint/acpi/usb.asl. I modified both files to enable USB under S5, with no apparent change. For WoL, I couldn't find anything that explicitly enabled/disabled it. I did try setting the WoL enable override bit in PMCON_3, but no apparent change. Any/all suggestions are appreciated. I did skim the 4th-Gen Core Family PLatform I/O datasheet, but nothing jumped out at me there (other than the WoL override I tried above) thanks, Matt

1 0

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot June 2015