coreboot May 2011

coreboot@coreboot.org

62 participants
161 discussions

[commit] r6595 - trunk/src/northbridge/amd/agesa_wrapper/family14
by repository service 15 May '11

15 May '11

Author: stuge Date: Mon May 16 00:40:40 2011 New Revision: 6595 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6595 Log: agesa_wrapper: Avoid repetitive Kconfig depends, trivial Signed-off-by: Peter Stuge <peter(a)stuge.se> Acked-by: Peter Stuge <peter(a)stuge.se> Modified: trunk/src/northbridge/amd/agesa_wrapper/family14/Kconfig Modified: trunk/src/northbridge/amd/agesa_wrapper/family14/Kconfig ============================================================================== --- trunk/src/northbridge/amd/agesa_wrapper/family14/Kconfig Mon May 16 00:10:15 2011 (r6594) +++ trunk/src/northbridge/amd/agesa_wrapper/family14/Kconfig Mon May 16 00:40:40 2011 (r6595) @@ -21,27 +21,26 @@ select MMCONF_SUPPORT select NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14_ROOT_COMPLEX +if NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 + config HW_MEM_HOLE_SIZEK hex default 0x100000 - depends on NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 config HW_MEM_HOLE_SIZE_AUTO_INC bool default n - depends on NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 config MMCONF_BASE_ADDRESS hex default 0xf8000000 - depends on NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 config MMCONF_BUS_NUMBER int default 16 - depends on NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 config BOOTBLOCK_NORTHBRIDGE_INIT string default "northbridge/amd/agesa_wrapper/family14/bootblock.c" - depends on NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 + +endif

1 0

[commit] r6594 - in trunk/src: cpu/amd/agesa_wrapper/family14 include/cpu/amd mainboard/amd/persimmon northbridge/amd/agesa_wrapper/family14
by repository service 15 May '11

15 May '11

Author: mjones Date: Mon May 16 00:10:15 2011 New Revision: 6594 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6594 Log: Cosmetic cleanup. Signed-off-by: Scott Duplichan <scott(a)notabs.org> Acked-by: Marc Jones <marcj303(a)gmail.com> Modified: trunk/src/cpu/amd/agesa_wrapper/family14/model_14_init.c trunk/src/include/cpu/amd/amdfam14.h trunk/src/mainboard/amd/persimmon/get_bus_conf.c trunk/src/mainboard/amd/persimmon/mainboard.c trunk/src/northbridge/amd/agesa_wrapper/family14/northbridge.c Modified: trunk/src/cpu/amd/agesa_wrapper/family14/model_14_init.c ============================================================================== --- trunk/src/cpu/amd/agesa_wrapper/family14/model_14_init.c Mon May 16 00:09:09 2011 (r6593) +++ trunk/src/cpu/amd/agesa_wrapper/family14/model_14_init.c Mon May 16 00:10:15 2011 (r6594) @@ -31,7 +31,6 @@ #include <cpu/cpu.h> #include <cpu/x86/cache.h> #include <cpu/x86/mtrr.h> -#include <cpu/amd/multicore.h> #include <cpu/amd/amdfam14.h> #define MCI_STATUS 0x401 @@ -58,19 +57,15 @@ static void model_14_init(device_t dev) { - printk(BIOS_DEBUG, "Model 14 Init - a no-op.\n"); + printk(BIOS_DEBUG, "Model 14 Init.\n"); u8 i; msr_t msr; int msrno; - struct node_core_id id; #if CONFIG_LOGICAL_CPUS == 1 u32 siblings; #endif -// id = get_node_core_id(read_nb_cfg_54()); /* nb_cfg_54 can not be set */ -// printk(BIOS_DEBUG, "nodeid = %02d, coreid = %02d\n", id.nodeid, id.coreid); - disable_cache (); /* Enable access to AMD RdDram and WrDram extension bits */ msr = rdmsr(SYSCFG_MSR); @@ -100,10 +95,6 @@ /* Enable the local cpu apics */ setup_lapic(); - /* Set the processor name string */ -// init_processor_name(); - - #if CONFIG_LOGICAL_CPUS == 1 siblings = cpuid_ecx(0x80000008) & 0xff; Modified: trunk/src/include/cpu/amd/amdfam14.h ============================================================================== --- trunk/src/include/cpu/amd/amdfam14.h Mon May 16 00:09:09 2011 (r6593) +++ trunk/src/include/cpu/amd/amdfam14.h Mon May 16 00:10:15 2011 (r6594) @@ -36,18 +36,11 @@ msr_t rdmsr_amd(u32 index); void wrmsr_amd(u32 index, msr_t msr); -//#if defined(__GNUC__) -//// it can be used to get unitid and coreid it running only -//struct node_core_id get_node_core_id(u32 nb_cfg_54); -//struct node_core_id get_node_core_id_x(void); -//#endif - #if defined(__PRE_RAM__) void wait_all_core0_started(void); void wait_all_other_cores_started(u32 bsp_apicid); void wait_all_aps_started(u32 bsp_apicid); void allow_all_aps_stop(u32 bsp_apicid); #endif -u32 get_initial_apicid(void); #endif /* CPU_AMD_FAM14_H */ Modified: trunk/src/mainboard/amd/persimmon/get_bus_conf.c ============================================================================== --- trunk/src/mainboard/amd/persimmon/get_bus_conf.c Mon May 16 00:09:09 2011 (r6593) +++ trunk/src/mainboard/amd/persimmon/get_bus_conf.c Mon May 16 00:10:15 2011 (r6594) @@ -42,25 +42,12 @@ 0x0000ff0, }; -/* -* HT Chain device num, actually it is unit id base of every ht device in chain, -* assume every chain only have 4 ht device at most -*/ -u32 hcdnx[] = { - 0x20202020, -}; - u32 bus_type[256]; - u32 sbdn_sb800; -//KZ [092110]extern void get_pci1234(void); - static u32 get_bus_conf_done = 0; - - void get_bus_conf(void) { u32 apicid_base; @@ -139,8 +126,5 @@ /* I/O APICs: APIC ID Version State Address */ bus_isa = 10; apicid_base = CONFIG_MAX_CPUS; -//#if CONFIG_LOGICAL_CPUS==1 -// apicid_base = get_apicid_base(1); -//#endif - apicid_sb800 = apicid_base + 0; + apicid_sb800 = apicid_base; } Modified: trunk/src/mainboard/amd/persimmon/mainboard.c ============================================================================== --- trunk/src/mainboard/amd/persimmon/mainboard.c Mon May 16 00:09:09 2011 (r6593) +++ trunk/src/mainboard/amd/persimmon/mainboard.c Mon May 16 00:10:15 2011 (r6594) @@ -53,7 +53,8 @@ *************************************************/ static void persimmon_enable(device_t dev) { - printk(BIOS_INFO, "Mainboard Persimmon Enable. dev=0x%p\n", dev); + printk(BIOS_INFO, "Mainboard " CONFIG_MAINBOARD_PART_NUMBER " Enable.\n"); + #if (CONFIG_GFXUMA == 1) msr_t msr, msr2; uint32_t sys_mem; @@ -110,6 +111,6 @@ return 0; } struct chip_operations mainboard_ops = { - CHIP_NAME("AMD PERSIMMON Mainboard") + CHIP_NAME(CONFIG_MAINBOARD_VENDOR " " CONFIG_MAINBOARD_PART_NUMBER " Mainboard") .enable_dev = persimmon_enable, }; Modified: trunk/src/northbridge/amd/agesa_wrapper/family14/northbridge.c ============================================================================== --- trunk/src/northbridge/amd/agesa_wrapper/family14/northbridge.c Mon May 16 00:09:09 2011 (r6593) +++ trunk/src/northbridge/amd/agesa_wrapper/family14/northbridge.c Mon May 16 00:10:15 2011 (r6594) @@ -849,7 +849,7 @@ .set_resources = cpu_bus_set_resources, .enable_resources = NULL, .init = cpu_bus_init, - .scan_bus = 0, + .scan_bus = NULL, };

1 0

[commit] r6593 - in trunk/src: mainboard/amd/persimmon northbridge/amd/agesa_wrapper/family14
by repository service 15 May '11

15 May '11

Author: mjones Date: Mon May 16 00:09:09 2011 New Revision: 6593 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6593 Log: 1) Remove unused kconfig options. 2) Correct UMA graphics PCI device ID. Signed-off-by: Scott Duplichan <scott(a)notabs.org> Acked-by: Marc Jones <marcj303(a)gmail.com> Modified: trunk/src/mainboard/amd/persimmon/Kconfig trunk/src/northbridge/amd/agesa_wrapper/family14/Kconfig Modified: trunk/src/mainboard/amd/persimmon/Kconfig ============================================================================== --- trunk/src/mainboard/amd/persimmon/Kconfig Mon May 16 00:07:56 2011 (r6592) +++ trunk/src/mainboard/amd/persimmon/Kconfig Mon May 16 00:09:09 2011 (r6593) @@ -22,8 +22,6 @@ config BOARD_SPECIFIC_OPTIONS # dummy def_bool y select ARCH_X86 - select DIMM_DDR3 - select DIMM_UNREGISTERED select CPU_AMD_AGESA_WRAPPER_FAMILY14 select NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14_ROOT_COMPLEX select NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 @@ -42,7 +40,6 @@ select AMDMCT select HAVE_ACPI_TABLES select BOARD_ROMSIZE_KB_4096 - select ENABLE_APIC_EXT_ID select TINY_BOOTBLOCK select GFXUMA @@ -86,18 +83,6 @@ int default 2 -config SB_HT_CHAIN_ON_BUS0 - int - default 1 - -config HT_CHAIN_END_UNITID_BASE - hex - default 0x1 - -config HT_CHAIN_UNITID_BASE - hex - default 0x0 - config IRQ_SLOT_COUNT int default 11 @@ -130,10 +115,9 @@ bool default y -#define CONFIG_VGA_BIOS_ID "1002,9804" config VGA_BIOS_ID string - default "1002,9804" + default "1002,9802" config DRIVERS_PS2_KEYBOARD bool Modified: trunk/src/northbridge/amd/agesa_wrapper/family14/Kconfig ============================================================================== --- trunk/src/northbridge/amd/agesa_wrapper/family14/Kconfig Mon May 16 00:07:56 2011 (r6592) +++ trunk/src/northbridge/amd/agesa_wrapper/family14/Kconfig Mon May 16 00:09:09 2011 (r6593) @@ -18,17 +18,9 @@ ## config NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 bool - select HAVE_DEBUG_RAM_SETUP - select HAVE_DEBUG_SMBUS - select HYPERTRANSPORT_PLUGIN_SUPPORT select MMCONF_SUPPORT select NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14_ROOT_COMPLEX -config HT3_SUPPORT - bool - default y - depends on NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 - config HW_MEM_HOLE_SIZEK hex default 0x100000 @@ -49,30 +41,6 @@ default 16 depends on NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 -config DIMM_DDR3 - bool - default n - depends on NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 - -config DIMM_REGISTERED - bool - default n - depends on NORTHBRIDGE_AMD_AGESA_WRAPPER_FAMILY14 - -if !DIMM_REGISTERED - config DIMM_SUPPORT - hex - default 0x0004 -endif - -if DIMM_DDR3 - if DIMM_REGISTERED - config DIMM_SUPPORT - hex - default 0x0005 - endif -endif - config BOOTBLOCK_NORTHBRIDGE_INIT string default "northbridge/amd/agesa_wrapper/family14/bootblock.c"

1 0

[commit] r6588 - trunk/src/mainboard/amd/persimmon
by repository service 15 May '11

15 May '11

Author: mjones Date: Mon May 16 00:02:27 2011 New Revision: 6588 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6588 Log: Declare legacy video frame buffer so that Windows generic VGA driver will work. Signed-off-by: Scott Duplichan <scott(a)notabs.org> Acked-by: Marc Jones <marcj303(a)gmail.com> Modified: trunk/src/mainboard/amd/persimmon/dsdt.asl Modified: trunk/src/mainboard/amd/persimmon/dsdt.asl ============================================================================== --- trunk/src/mainboard/amd/persimmon/dsdt.asl Mon May 16 00:00:23 2011 (r6587) +++ trunk/src/mainboard/amd/persimmon/dsdt.asl Mon May 16 00:02:27 2011 (r6588) @@ -1483,9 +1483,8 @@ 0xF300 /* length */ ) -#if 0 - Memory32Fixed(READWRITE, 0, 0xA0000, BSMM) Memory32Fixed(READONLY, 0x000A0000, 0x00020000, VGAM) /* VGA memory space */ +#if 0 Memory32Fixed(READONLY, 0x000C0000, 0x00020000, EMM1) /* Assume C0000-E0000 empty */ Memory32Fixed(READONLY, 0x000E0000, 0x00020000, RDBS) /* BIOS ROM area */

1 0

[commit] r6587 - trunk/src/mainboard/amd/persimmon
by repository service 15 May '11

15 May '11

Author: mjones Date: Mon May 16 00:00:23 2011 New Revision: 6587 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6587 Log: Declare RTC as not PIIX4 compatible to match AMD hardware. Signed-off-by: Scott Duplichan <scott(a)notabs.org> Acked-by: Marc Jones <marcj303(a)gmail.com> Modified: trunk/src/mainboard/amd/persimmon/dsdt.asl Modified: trunk/src/mainboard/amd/persimmon/dsdt.asl ============================================================================== --- trunk/src/mainboard/amd/persimmon/dsdt.asl Sun May 15 23:59:19 2011 (r6586) +++ trunk/src/mainboard/amd/persimmon/dsdt.asl Mon May 16 00:00:23 2011 (r6587) @@ -1379,7 +1379,7 @@ /* Real Time Clock Device */ Device(RTC0) { - Name(_HID, EISAID("PNP0B01")) /* AT Real Time Clock */ + Name(_HID, EISAID("PNP0B00")) /* AT Real Time Clock (not PIIX4 compatible) */ Name(_CRS, ResourceTemplate() { IRQNoFlags(){8} IO(Decode16,0x0070, 0x0070, 0, 2)

1 0

[commit] r6586 - trunk/src/mainboard/amd/persimmon
by repository service 15 May '11

15 May '11

Author: mjones Date: Sun May 15 23:59:19 2011 New Revision: 6586 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6586 Log: Make fadt revision match its length. Solves Windows 7 checked build assert. Signed-off-by: Scott Duplichan <scott(a)notabs.org> Acked-by: Marc Jones <marcj303(a)gmail.com> Modified: trunk/src/mainboard/amd/persimmon/fadt.c Modified: trunk/src/mainboard/amd/persimmon/fadt.c ============================================================================== --- trunk/src/mainboard/amd/persimmon/fadt.c Sun May 15 23:56:03 2011 (r6585) +++ trunk/src/mainboard/amd/persimmon/fadt.c Sun May 15 23:59:19 2011 (r6586) @@ -53,7 +53,7 @@ memset((void *)fadt, 0, sizeof(acpi_fadt_t)); memcpy(header->signature, "FACP", 4); header->length = 244; - header->revision = 1; + header->revision = 3; memcpy(header->oem_id, OEM_ID, 6); memcpy(header->oem_table_id, "COREBOOT", 8); memcpy(header->asl_compiler_id, ASLC, 4);

1 0

[commit] r6583 - trunk/src/mainboard/amd/persimmon
by repository service 15 May '11

15 May '11

Author: mjones Date: Sun May 15 23:51:31 2011 New Revision: 6583 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6583 Log: Switch processor cores to pstate 0 early to reduce boot time. Signed-off-by: Scott Duplichan <scott(a)notabs.org> Acked-by: Marc Jones <marcj303(a)gmail.com> Modified: trunk/src/mainboard/amd/persimmon/romstage.c Modified: trunk/src/mainboard/amd/persimmon/romstage.c ============================================================================== --- trunk/src/mainboard/amd/persimmon/romstage.c Sun May 15 23:48:22 2011 (r6582) +++ trunk/src/mainboard/amd/persimmon/romstage.c Sun May 15 23:51:31 2011 (r6583) @@ -47,6 +47,9 @@ u32 val; u8 reg8; + // all cores: set pstate 0 (1600 MHz) early to save a few ms of boot time + __writemsr (0xc0010062, 0); + // early enable of SPI 33 MHz fast mode read if (boot_cpu()) {

1 0

[commit] r6581 - trunk/src/northbridge/amd/agesa_wrapper/family14
by repository service 15 May '11

15 May '11

Author: mjones Date: Sun May 15 23:45:46 2011 New Revision: 6581 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6581 Log: Build device paths for AP cores so that coreboot will report them to the OS. Signed-off-by: Scott Duplichan <scott(a)notabs.org> Acked-by: Marc Jones <marcj303(a)gmail.com> Modified: trunk/src/northbridge/amd/agesa_wrapper/family14/northbridge.c Modified: trunk/src/northbridge/amd/agesa_wrapper/family14/northbridge.c ============================================================================== --- trunk/src/northbridge/amd/agesa_wrapper/family14/northbridge.c Sun May 15 23:41:00 2011 (r6580) +++ trunk/src/northbridge/amd/agesa_wrapper/family14/northbridge.c Sun May 15 23:45:46 2011 (r6581) @@ -788,7 +788,22 @@ static void cpu_bus_init(device_t dev) { + struct device_path cpu_path; + device_t cpu; + int apic_id; + initialize_cpus(dev->link_list); + + /* Build the AP cpu device path(s) */ + for (apic_id = 1; apic_id < CONFIG_MAX_CPUS; apic_id++) { + cpu_path.type = DEVICE_PATH_APIC; + cpu_path.apic.apic_id = apic_id; + cpu = alloc_dev(dev->link_list, &cpu_path); + if (!cpu) return; + cpu->enabled = 1; + cpu->path.apic.node_id = 0; + cpu->path.apic.core_id = apic_id; + } }

1 0

[commit] r6580 - trunk/src/southbridge/amd/cimx_wrapper/sb800
by repository service 15 May '11

15 May '11

Author: mjones Date: Sun May 15 23:41:00 2011 New Revision: 6580 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6580 Log: Program the I/O APIC ID. Signed-off-by: Scott Duplichan <scott(a)notabs.org> Acked-by: Marc Jones <marcj303(a)gmail.com> Modified: trunk/src/southbridge/amd/cimx_wrapper/sb800/late.c Modified: trunk/src/southbridge/amd/cimx_wrapper/sb800/late.c ============================================================================== --- trunk/src/southbridge/amd/cimx_wrapper/sb800/late.c Sun May 15 23:38:08 2011 (r6579) +++ trunk/src/southbridge/amd/cimx_wrapper/sb800/late.c Sun May 15 23:41:00 2011 (r6580) @@ -352,6 +352,25 @@ break; case (0x14 << 3) | 0: /* 0:14:0 SMBUS */ + { + u8 byte; + u32 ioapic_base; + + printk(BIOS_INFO, "sm_init().\n"); + ioapic_base = 0xFEC00000; + clear_ioapic(ioapic_base); + /* I/O APIC IDs are normally limited to 4-bits. Enforce this limit. */ + #if (CONFIG_APIC_ID_OFFSET == 0 && CONFIG_MAX_CPUS * CONFIG_MAX_PHYSICAL_CPUS < 16) + /* Assign the ioapic ID the next available number after the processor core local APIC IDs */ + setup_ioapic(ioapic_base, CONFIG_MAX_CPUS * CONFIG_MAX_PHYSICAL_CPUS); + #elif (CONFIG_APIC_ID_OFFSET > 0) + /* Assign the ioapic ID the value 0. Processor APIC IDs follow. */ + setup_ioapic(ioapic_base, 0); + #else + #error "The processor APIC IDs must be lifted to make room for the I/O APIC ID" + #endif + } + break; case (0x14 << 3) | 1: /* 0:14:1 IDE */

1 0

[commit] r6577 - trunk/src/vendorcode/amd/cimx/sb800
by repository service 15 May '11

15 May '11

Author: mjones Date: Sun May 15 23:19:54 2011 New Revision: 6577 URL: https://tracker.coreboot.org/trac/coreboot/changeset/6577 Log: Fix ACPI shutdown function by removing reliance on SMI. Signed-off-by: Scott Duplichan <scott(a)notabs.org> Acked-by: Marc Jones <marcj303(a)gmail.com> Modified: trunk/src/vendorcode/amd/cimx/sb800/OEM.h Modified: trunk/src/vendorcode/amd/cimx/sb800/OEM.h ============================================================================== --- trunk/src/vendorcode/amd/cimx/sb800/OEM.h Sun May 15 23:18:59 2011 (r6576) +++ trunk/src/vendorcode/amd/cimx/sb800/OEM.h Sun May 15 23:19:54 2011 (r6577) @@ -32,7 +32,7 @@ #define BIOS_SIZE 0x04 //04 - 1MB #define LEGACY_FREE 0x00 -#define ACPI_SLEEP_TRAP 0x01 +//#define ACPI_SLEEP_TRAP 0x01 //#define SPREAD_SPECTRUM_EPROM_LOAD 0x01 /**

1 0

← Newer
1
...
7
8
9
10
11
12
13
...
17
Older →

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot May 2011