coreboot June 2010

coreboot@coreboot.org

60 participants
222 discussions

Start a nNew thread

a question about SeaBIOS
by am kara 06 Jun '10

06 Jun '10

Does SeaBIOS support SATA hard drives? What chipset and hardware it support?

2 1

Re: [coreboot] [PATCH] Fix geode lx VSA loading
by Peter Stuge 05 Jun '10

05 Jun '10

Edwin Beasant wrote: > This patch fixes the option rom code that was buggy Content-Description: coreboot-v4-vsa-fix.patch > @@ -141,21 +146,25 @@ > mov %ax, %ds > lidt __realmode_idt > > + /* initialize registers for option rom lcall */ > + movl __registers + 0, %eax .. > /* Set all segments to 0x0000, ds to 0x0040 */ > + > mov %ax, %es > mov %ax, %fs > mov %ax, %gs > mov $0x40, %ax > mov %ax, %ds > + popal > > - /* initialize registers for option rom lcall */ > - movl __registers + 0, %eax Thanks for finding that one Edwin! Good find. I read through it a few times but didn't catch the ds change/memory ref. //Peter

1 0

SIS630ET coreboot challenge
by Keith Hui 05 Jun '10

05 Jun '10

Hi all, After hours spent yesterday, some Chipquik, one heatgun pass, and a dead board scare later, I managed to solder a PLCC socket on my TUSI-M board. SIS630ET is still on my radar, but I'm going to need some help. In the spirit of the "coreboot challenge" below, let me propose another one: Port coreboot v4 to SIS630ET, then to Asus TUSI-M. This is a challenge because most if not all of the SIS chipsets have no public documentation, and so far from reversing my factory BIOS I don't recognize any of the registers the TUSI-M factory BIOS programs, after reading what's available from coreboot v1. To be legally safe, I would like one person/team to reverse the factory BIOS of a number of 630ET boards, then produce a documentation. Then another person/team (can be myself) do the port to that documentation. And one interesting bit: I noticed a special check for "CentaurHauls" CPUID in the factory BIOS, which also uses CAR. Cheers Keith On Tue, Apr 27, 2010 at 10:17 AM, Joseph Smith <joe(a)settoplinux.org> wrote: > > > > On Tue, 27 Apr 2010 10:01:28 -0400, Keith Hui <buurin(a)gmail.com> wrote: >>>> Hello, >>>> I want to propose a "coreboot challenge" to first port coreboot to the >>>> i840 chpset, second port coreboot to support a very rare i840 dual cpu >>>> board, third instead of RAMBUS (which i840 is designed for) this board >>>> uses SDRAM. I think this would be a very interesting port for coreboot. >>>> >>>> The board is a AMI Megatrends MegaDual. The user manual can be found >>>> here: http://www.ami.com/support/doc/MegaDual_mb_man.PDF >>>> >>>> I have four of these rare boards and am willing to donate three of them >>>> (one person each, less shipping costs of course) to anyone who is >>>> willing to take on this challenge. Let me know if your interested. >>>> >> >> Sounds like some sort of reference board for workstations/servers. >> >> i840+SDRAM means this board has one or two MTHs. This is going to be > epic. >> > Yes it should be interesting :-) > >> (No I won't be able to attempt it - I still have 440BX and SIS630ET in >> my pipeline.) >> > That's OK Keith. I actually have allot of other i8xx boards that are a > higher priority than this one. I knew I was not going to be able to get to > it for a while that is why I am offering up my 3 spare boards for free so > others could hack along if they want. > > I am actually suprised no one has jumped for the oppritunity to get a free > motherboard. > > I do have a few SIS 630's kicking around so I will be looking forward to > your work on that :-) > > -- > Thanks, > Joseph Smith > Set-Top-Linux > www.settoplinux.org > >

6 11

Building a desktop, looking for suggestions
by Steven DuBois 05 Jun '10

05 Jun '10

Hello everyone, This summer, I am planning on building a new desktop PC for college. This seems like the perfect opportunity to play with coreboot. The list of supported motherboards is getting rather large, which is a good thing, but I am wondering if anyone here can suggest a good motherboard. I want to have a dual core CPU, but beyond that I have no special requirements. Thanks -- Steven DuBois http://sdubois.org

1 0

[commit] r5614 - in trunk/src: . mainboard/getac/p470 mainboard/ibase/mb899 mainboard/intel/d945gclf mainboard/kontron/986lcd-m mainboard/roda/rk886ex southbridge/intel/i82801gx
by repository service 05 Jun '10

05 Jun '10

Author: stepan Date: Sat Jun 5 12:03:08 2010 New Revision: 5614 URL: https://tracker.coreboot.org/trac/coreboot/changeset/5614 Log: Fix two warnings: 108 src/arch/i386/include/arch/acpi.h:402:5: warning: "CONFIG_HAVE_ACPI_SLIC" is not defined 1 src/mainboard/getac/p470/mainboard.c:83: warning: assignment discards qualifiers from pointer target type Signed-off-by: Stefan Reinauer <stepan(a)coresystems.de> Acked-by: Stefan Reinauer <stepan(a)coresystems.de> Modified: trunk/src/Kconfig trunk/src/mainboard/getac/p470/Kconfig trunk/src/mainboard/getac/p470/hda_verb.h trunk/src/mainboard/ibase/mb899/Kconfig trunk/src/mainboard/intel/d945gclf/Kconfig trunk/src/mainboard/kontron/986lcd-m/Kconfig trunk/src/mainboard/roda/rk886ex/Kconfig trunk/src/southbridge/intel/i82801gx/i82801gx_azalia.c Modified: trunk/src/Kconfig ============================================================================== --- trunk/src/Kconfig Sat Jun 5 11:52:37 2010 (r5613) +++ trunk/src/Kconfig Sat Jun 5 12:03:08 2010 (r5614) @@ -164,6 +164,10 @@ bool default n +config HAVE_ACPI_SLIC + bool + default n + config ACPI_SSDTX_NUM int default 0 Modified: trunk/src/mainboard/getac/p470/Kconfig ============================================================================== --- trunk/src/mainboard/getac/p470/Kconfig Sat Jun 5 11:52:37 2010 (r5613) +++ trunk/src/mainboard/getac/p470/Kconfig Sat Jun 5 12:03:08 2010 (r5614) @@ -33,6 +33,7 @@ select GENERATE_MP_TABLE select HAVE_HARD_RESET select HAVE_ACPI_RESUME + select HAVE_ACPI_SLIC select HAVE_MAINBOARD_RESOURCES select MMCONF_SUPPORT select USE_PRINTK_IN_CAR @@ -89,8 +90,3 @@ default "getac-pci8086,27a2.rom" depends on BOARD_GETAC_P470 -config HAVE_ACPI_SLIC - bool - default y - depends on BOARD_GETAC_P470 - Modified: trunk/src/mainboard/getac/p470/hda_verb.h ============================================================================== --- trunk/src/mainboard/getac/p470/hda_verb.h Sat Jun 5 11:52:37 2010 (r5613) +++ trunk/src/mainboard/getac/p470/hda_verb.h Sat Jun 5 12:03:08 2010 (r5614) @@ -95,6 +95,6 @@ 0x01F71F41, }; -extern u32 * cim_verb_data; +extern const u32 * cim_verb_data; extern u32 cim_verb_data_size; Modified: trunk/src/mainboard/ibase/mb899/Kconfig ============================================================================== --- trunk/src/mainboard/ibase/mb899/Kconfig Sat Jun 5 11:52:37 2010 (r5613) +++ trunk/src/mainboard/ibase/mb899/Kconfig Sat Jun 5 12:03:08 2010 (r5614) @@ -66,8 +66,3 @@ default "amipci_01.20" depends on BOARD_IBASE_MB899 -config HAVE_ACPI_SLIC - bool - default n - depends on BOARD_IBASE_MB899 - Modified: trunk/src/mainboard/intel/d945gclf/Kconfig ============================================================================== --- trunk/src/mainboard/intel/d945gclf/Kconfig Sat Jun 5 11:52:37 2010 (r5613) +++ trunk/src/mainboard/intel/d945gclf/Kconfig Sat Jun 5 12:03:08 2010 (r5614) @@ -89,8 +89,3 @@ default 2 depends on BOARD_INTEL_D945GCLF -config HAVE_ACPI_SLIC - bool - default n - depends on BOARD_INTEL_D945GCLF - Modified: trunk/src/mainboard/kontron/986lcd-m/Kconfig ============================================================================== --- trunk/src/mainboard/kontron/986lcd-m/Kconfig Sat Jun 5 11:52:37 2010 (r5613) +++ trunk/src/mainboard/kontron/986lcd-m/Kconfig Sat Jun 5 12:03:08 2010 (r5614) @@ -66,8 +66,3 @@ default "amipci_01.20" depends on BOARD_KONTRON_986LCD_M -config HAVE_ACPI_SLIC - bool - default n - depends on BOARD_KONTRON_986LCD_M - Modified: trunk/src/mainboard/roda/rk886ex/Kconfig ============================================================================== --- trunk/src/mainboard/roda/rk886ex/Kconfig Sat Jun 5 11:52:37 2010 (r5613) +++ trunk/src/mainboard/roda/rk886ex/Kconfig Sat Jun 5 12:03:08 2010 (r5614) @@ -63,8 +63,3 @@ default 0x6886 depends on BOARD_RODA_RK886EX -config HAVE_ACPI_SLIC - bool - default n - depends on BOARD_RODA_RK886EX - Modified: trunk/src/southbridge/intel/i82801gx/i82801gx_azalia.c ============================================================================== --- trunk/src/southbridge/intel/i82801gx/i82801gx_azalia.c Sat Jun 5 11:52:37 2010 (r5613) +++ trunk/src/southbridge/intel/i82801gx/i82801gx_azalia.c Sat Jun 5 12:03:08 2010 (r5614) @@ -90,10 +90,10 @@ return 0; } -u32 * cim_verb_data = NULL; +const u32 * cim_verb_data = NULL; u32 cim_verb_data_size = 0; -static u32 find_verb(struct device *dev, u32 viddid, u32 ** verb) +static u32 find_verb(struct device *dev, u32 viddid, const u32 ** verb) { int idx=0; @@ -166,7 +166,7 @@ static void codec_init(struct device *dev, u32 base, int addr) { u32 reg32; - u32 *verb; + const u32 *verb; u32 verb_size; int i;

1 0

[commit] r5613 - trunk/src/devices/oprom
by repository service 05 Jun '10

05 Jun '10

Author: stepan Date: Sat Jun 5 11:52:37 2010 New Revision: 5613 URL: https://tracker.coreboot.org/trac/coreboot/changeset/5613 Log: tly cosmetical. don't use movw because we use mov in most places. Also, drop some dead code at the very end where some segment registers get set up and are immediately overwritten by pops. Signed-off-by: Stefan Reinauer <stepan(a)coresystems.de> Acked-by: Nils Jacobs <njacobs8(a)hetnet.nl> Modified: trunk/src/devices/oprom/x86_asm.S Modified: trunk/src/devices/oprom/x86_asm.S ============================================================================== --- trunk/src/devices/oprom/x86_asm.S Fri Jun 4 22:32:12 2010 (r5612) +++ trunk/src/devices/oprom/x86_asm.S Sat Jun 5 11:52:37 2010 (r5613) @@ -82,10 +82,10 @@ /* entry point */ movl 36(%ebp), %eax - movw %ax, __lcall_instr + 1 + mov %ax, __lcall_instr + 1 andl $0xffff0000, %eax shrl $4, %eax - movw %ax, __lcall_instr + 3 + mov %ax, __lcall_instr + 3 /* initial register values */ movl 40(%ebp), %eax @@ -147,7 +147,7 @@ movl __registers + 8, %ecx movl __registers + 12, %edx movl __registers + 16, %esi - movl __registers + 20, %edi + movl __registers + 20, %edi /* Set all segments to 0x0000, ds to 0x0040 */ push %ax @@ -165,8 +165,8 @@ .word 0x0000, 0x0000 /* ************************************ */ - /* If we got here, just about done. - * Need to get back to protected mode + /* If we got here, we are just about done. + * Need to get back to protected mode. */ movl %cr0, %eax orl $PE, %eax @@ -178,7 +178,7 @@ data32 ljmp $0x10, $RELOCATED(1f) 1: .code32 - movw $0x18, %ax + mov $0x18, %ax mov %ax, %ds mov %ax, %es mov %ax, %fs @@ -294,7 +294,7 @@ data32 ljmp $0x10, $RELOCATED(1f) 1: .code32 - movw $0x18, %ax + mov $0x18, %ax mov %ax, %ds mov %ax, %es mov %ax, %fs @@ -337,7 +337,7 @@ data32 ljmp $0x10, $RELOCATED(1f) 1: .code32 - movw $0x18, %ax + mov $0x18, %ax mov %ax, %ds mov %ax, %es mov %ax, %fs @@ -382,13 +382,6 @@ mov %ax, %ds lidt __realmode_idt - /* Set up segment registers to segment 0x0000 and ds to 0x040 */ - mov %ax, %es - mov %ax, %fs - mov %ax, %gs - mov $0x40, %ax - mov %ax, %ds - /* Restore all registers, including those * manipulated by the C handler */

1 0

build service results for r5609
by coreboot information 05 Jun '10

05 Jun '10

Dear coreboot readers! This is the automatic build system of coreboot. The developer "myles" checked in revision 5609 to the coreboot repository. This caused the following changes: Change Log: Fixes for Nokia IP530 and associated drivers. Signed-off-by: Marc Bertens <mbertens(a)xs4all.nl> Signed-off-by: Myles Watson <mylesgw(a)gmail.com> Acked-by: Marc Bertens <mbertens(a)xs4all.nl> Build Log: Compilation of nokia:ip530 has been broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=5609&device=ip530&vendor=n… If something broke during this checkin please be a pain in myles's neck until the issue is fixed. If this issue is not fixed within 24h the revision should be backed out. Best regards, coreboot automatic build system

2 1

Update on NOKIA-IP530
by mbertens 05 Jun '10

05 Jun '10

Hi all, I have updated the point that where passed to me. - Moved the register CONFIG items for the drivers to the board Kconfig. - Placed the PCMCIA./CardBus drivers all to one file, with #if(s) to make sure that only included in the code that was selected for a board. - Unfortunate we still need ti dirty hack in arch\i386\boot \pirq_routing.c this should be fixed within the code of coreboot. But my unfamiliarly with that code its not a good idea that i make that fix. But i'm of cource willing to patch it on the Nokia code and test it. I hope that you will consider applying the patch for the mean while, its guarded by the #if CONFIG_BOARD_NOKIA_IP530 so nobody shall have any problems with it. Marc

2 12

Re: [coreboot] [PATCH] cosmetical oprom update
by Nils 05 Jun '10

05 Jun '10

Hi Stefan, You wrote: >See patch >

1 0

[PATCH] cosmetical oprom update
by Stefan Reinauer 04 Jun '10

04 Jun '10

See patch

1 0

← Newer
1
...
16
17
18
19
20
21
22
23
Older →

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot June 2010