coreboot April 2009

coreboot@coreboot.org

69 participants
583 discussions

build service results for r4132
by coreboot information 17 Apr '09

17 Apr '09

Dear coreboot readers! This is the automatic build system of coreboot. The developer "stuge" checked in revision 4132 to the coreboot repository. This caused the following changes: Change Log: flashrom: Add VIA PC3500G board. It has SPI flash behind ITE8716 on LPC. Signed-off-by: Peter Stuge <peter(a)stuge.se> Acked-by: illdred <illdred(a)gmail.com> Build Log: Compilation of digitallogic:msm800sev is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4132&device=msm800sev&vend… Compilation of pcengines:alix1c is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4132&device=alix1c&vendor=… If something broke during this checkin please be a pain in stuge's neck until the issue is fixed. If this issue is not fixed within 24h the revision should be backed out. Best regards, coreboot automatic build system

1 0

flashrom: VIA PC3500G
by illdred. 17 Apr '09

17 Apr '09

Acked-by: illdred <illdred(a)gmail.com> seems to work! $ cat flashrom-output Calibrating delay loop... OK. No coreboot table found. Found chipset "VIA VT8237A", enabling flash write... OK. Found board "VIA PC3500G", enabling flash write... Serial flash segment 0xfffe0000-0xffffffff enabled Serial flash segment 0x000e0000-0x000fffff enabled Serial flash segment 0xffee0000-0xffefffff enabled Serial flash segment 0xfff80000-0xfffeffff enabled LPC write to serial flash enabled serial flash pin 29 OK. Found chip "Macronix MX25L4005" (512 KB) at physical address 0xfff80000. No operations were specified. $ Thank you! previous message: Patch attached. Might work. Ack if you've tested it. Thanks! //Peter

2 1

[v2] r4132 - trunk/util/flashrom
by svn＠coreboot.org 17 Apr '09

17 Apr '09

Author: stuge Date: 2009-04-18 01:01:45 +0200 (Sat, 18 Apr 2009) New Revision: 4132 Modified: trunk/util/flashrom/board_enable.c Log: flashrom: Add VIA PC3500G board. It has SPI flash behind ITE8716 on LPC. Signed-off-by: Peter Stuge <peter(a)stuge.se> Acked-by: illdred <illdred(a)gmail.com> Modified: trunk/util/flashrom/board_enable.c =================================================================== --- trunk/util/flashrom/board_enable.c 2009-04-17 17:58:34 UTC (rev 4131) +++ trunk/util/flashrom/board_enable.c 2009-04-17 23:01:45 UTC (rev 4132) @@ -1040,6 +1040,20 @@ .enable = board_hp_dl145_g3_enable, }, { + .first_vendor = 0x1106, + .first_device = 0x5337, + .first_card_vendor = 0x1458, + .first_card_device = 0xb003, + .second_vendor = 0x1106, + .second_device = 0x287e, + .second_card_vendor = 0x1106, + .second_card_device = 0x337e, + .lb_vendor = "via", + .lb_part = "pc3500g", + .name = "VIA PC3500G", + .enable = it87xx_probe_spi_flash, + }, + { .first_vendor = 0, .first_device = 0, .first_card_vendor = 0,

1 0

Config.lb includes
by Carl-Daniel Hailfinger 17 Apr '09

17 Apr '09

We have 14 Config.lb files in the mainboard dir of our tree which all contain exactly the same first section (comments and whitespace are vastly different, but the code is identical): Ron, you wrote that Config.lb can do include statements. I didn't find any examples, but maybe I just looked at the wrong part of the code. Tell me how to use the include statements and I'll refactor the section below out of lots of boards. -------------------------------------- ## ## Compute the location and size of where this firmware image ## (coreboot plus bootloader) will live in the boot rom chip. ## if USE_FAILOVER_IMAGE default ROM_SECTION_SIZE = FAILOVER_SIZE default ROM_SECTION_OFFSET = ( ROM_SIZE - FAILOVER_SIZE ) else if USE_FALLBACK_IMAGE default ROM_SECTION_SIZE = FALLBACK_SIZE default ROM_SECTION_OFFSET = ( ROM_SIZE - FALLBACK_SIZE - FAILOVER_SIZE ) else default ROM_SECTION_SIZE = ( ROM_SIZE - FALLBACK_SIZE - FAILOVER_SIZE ) default ROM_SECTION_OFFSET = 0 end end ## ## Compute the start location and size size of ## The coreboot bootloader. ## default PAYLOAD_SIZE = ( ROM_SECTION_SIZE - ROM_IMAGE_SIZE ) default CONFIG_ROM_PAYLOAD_START = (0xffffffff - ROM_SIZE + ROM_SECTION_OFFSET + 1) ## ## Compute where this copy of coreboot will start in the boot rom ## default _ROMBASE = ( CONFIG_ROM_PAYLOAD_START + PAYLOAD_SIZE ) ## ## Compute a range of ROM that can cached to speed up coreboot, ## execution speed. ## ## XIP_ROM_SIZE must be a power of 2. ## XIP_ROM_BASE must be a multiple of XIP_ROM_SIZE ## default XIP_ROM_SIZE=65536 # if USE_FAILOVER_IMAGE default XIP_ROM_BASE = ( _ROMBASE - XIP_ROM_SIZE + ROM_IMAGE_SIZE) else if USE_FALLBACK_IMAGE default XIP_ROM_BASE = ( _ROMBASE - XIP_ROM_SIZE + ROM_IMAGE_SIZE + FAILOVER_SIZE) else default XIP_ROM_BASE = ( _ROMBASE - XIP_ROM_SIZE + ROM_IMAGE_SIZE) end end -------------------------------------- I'd like to place the section above in a generic failover_size_calculation.lb file included by the respective targets. Regards, Carl-Daniel -- http://www.hailfinger.org/

5 17

build service results for r4131
by coreboot information 17 Apr '09

17 Apr '09

Dear coreboot readers! This is the automatic build system of coreboot. The developer "myles" checked in revision 4131 to the coreboot repository. This caused the following changes: Change Log: Add include to config.g Usage: include path path can be relative to the current directory or absolute starting at /src. I tested it with: include /config/absolute.lb include relative.lb in /src/northbridge/amd/amdk8/Config.lb which included /src/northbridge/amd/amdk8/relatvie.lb /src/config/absolute.lb Signed-off-by: Myles Watson <mylesgw(a)gmail.com> Acked-by: Ronald G. Minnich <rminnich(a)gmail.com> Build Log: Compilation of digitallogic:msm800sev is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4131&device=msm800sev&vend… Compilation of pcengines:alix1c is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4131&device=alix1c&vendor=… If something broke during this checkin please be a pain in myles's neck until the issue is fixed. If this issue is not fixed within 24h the revision should be backed out. Best regards, coreboot automatic build system

1 0

[v2] r4131 - trunk/coreboot-v2/util/newconfig
by svn＠coreboot.org 17 Apr '09

17 Apr '09

Author: myles Date: 2009-04-17 19:58:34 +0200 (Fri, 17 Apr 2009) New Revision: 4131 Modified: trunk/coreboot-v2/util/newconfig/config.g Log: Add include to config.g Usage: include path path can be relative to the current directory or absolute starting at /src. I tested it with: include /config/absolute.lb include relative.lb in /src/northbridge/amd/amdk8/Config.lb which included /src/northbridge/amd/amdk8/relatvie.lb /src/config/absolute.lb Signed-off-by: Myles Watson <mylesgw(a)gmail.com> Acked-by: Ronald G. Minnich <rminnich(a)gmail.com> Modified: trunk/coreboot-v2/util/newconfig/config.g =================================================================== --- trunk/coreboot-v2/util/newconfig/config.g 2009-04-17 17:11:39 UTC (rev 4130) +++ trunk/coreboot-v2/util/newconfig/config.g 2009-04-17 17:58:34 UTC (rev 4131) @@ -1514,6 +1514,20 @@ doconfigfile(fullpath, path, file, 'cfgfile') dirstack.pop() +def dofile(path): + """dofile is a simple include for single files""" + # if the first char is '/', it is relative to treetop, + # else relative to curdir + # os.path.join screws up if the name starts with '/', sigh. + if (path[0] == '/'): + fullpath = os.path.join(treetop, 'src') + path = re.sub('^/*', '', path) + else: + fullpath = dirstack.tos() + print "INCLUDE %s" %path + debug.info(debug.statement, "DOFILE: path %s, fullpath %s" % (path, fullpath)) + doconfigfile(fullpath, '', path, 'cfgfile') + def lookup(name): global curimage return getoption(name, curimage) @@ -1638,6 +1652,7 @@ token INIT: 'init' token INITOBJECT: 'initobject' token INITINCLUDE: 'initinclude' + token INCLUDE: 'include' token IO: 'io' token IRQ: 'irq' token LDSCRIPT: 'ldscript' @@ -1841,6 +1856,8 @@ HEX_NUM {{ cluster = int(HEX_NUM, 16) }} {{ if (C): partstack.tos().addapic_clusterpath(cluster) }} + rule include<<C>>: INCLUDE DIRPATH {{ dofile(DIRPATH) }} + rule cpu<<C>>: CPU {{ if (C): devicepart('cpu') }} HEX_NUM {{ id = int(HEX_NUM, 16) }} {{ if (C): partstack.tos().addcpupath(id) }} @@ -1886,6 +1903,7 @@ | iif<<C>> {{ return iif }} | init<<C>> {{ return init }} | initinclude<<C>> {{ return initinclude }} + | include<<C>> {{ return include }} | initobject<<C>> {{ return initobject }} | ldscript<<C>> {{ return ldscript}} | mainboardinit<<C>> {{ return mainboardinit }}

1 0

build service results for r4130
by coreboot information 17 Apr '09

17 Apr '09

Dear coreboot readers! This is the automatic build system of coreboot. The developer "uwe" checked in revision 4130 to the coreboot repository. This caused the following changes: Change Log: Improvements for the coreboot v2 README: - Point to the 'Payloads' wiki page for more info. - Document (most of) the build requirements of v2. - Point to the wiki for build instructions (wiki needs more docs, though). - Mention QEMU for testing coreboot, also point to wiki page. Signed-off-by: Uwe Hermann <uwe(a)hermann-uwe.de> Acked-by: Uwe Hermann <uwe(a)hermann-uwe.de> Build Log: Compilation of digitallogic:msm800sev is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4130&device=msm800sev&vend… Compilation of pcengines:alix1c is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4130&device=alix1c&vendor=… If something broke during this checkin please be a pain in uwe's neck until the issue is fixed. If this issue is not fixed within 24h the revision should be backed out. Best regards, coreboot automatic build system

1 0

[v2] r4130 - trunk/coreboot-v2
by svn＠coreboot.org 17 Apr '09

17 Apr '09

Author: uwe Date: 2009-04-17 19:11:39 +0200 (Fri, 17 Apr 2009) New Revision: 4130 Modified: trunk/coreboot-v2/README Log: Improvements for the coreboot v2 README: - Point to the 'Payloads' wiki page for more info. - Document (most of) the build requirements of v2. - Point to the wiki for build instructions (wiki needs more docs, though). - Mention QEMU for testing coreboot, also point to wiki page. Signed-off-by: Uwe Hermann <uwe(a)hermann-uwe.de> Acked-by: Uwe Hermann <uwe(a)hermann-uwe.de> Modified: trunk/coreboot-v2/README =================================================================== --- trunk/coreboot-v2/README 2009-04-17 16:18:02 UTC (rev 4129) +++ trunk/coreboot-v2/README 2009-04-17 17:11:39 UTC (rev 4130) @@ -1,37 +1,27 @@ ------------------------------------------------------------------------------- -Coreboot README +coreboot README ------------------------------------------------------------------------------- -Coreboot is a Free Software project aimed at replacing the proprietary +coreboot is a Free Software project aimed at replacing the proprietary BIOS you can find in most of today's computers. It performs just a little bit of hardware initialization and then executes -one of many possible payloads, e.g. a Linux kernel. +one of many possible payloads, e.g. a Linux kernel or a bootloader. Payloads -------- After the basic initialization of the hardware has been performed, any -desired "payload" can be started by coreboot. Examples include: +desired "payload" can be started by coreboot. - * A Linux kernel - * FILO (a simple bootloader with filesystem support) - * GRUB2 (a free bootloader; support is in development) - * OpenBIOS (a free IEEE1275-1994 Open Firmware implementation) - * Open Firmware (a free IEEE1275-1994 Open Firmware implementation) - * SmartFirmware (a free IEEE1275-1994 Open Firmware implementation) - * GNUFI (a free, UEFI-compatible firmware) - * Etherboot (for network booting and booting from raw IDE or FILO) - * ADLO (for booting Windows 2000 or OpenBSD) - * Plan 9 (a distributed operating system) - * memtest86 (for testing your RAM) +See http://www.coreboot.org/Payloads for a list of supported payloads. Supported Hardware ------------------ -Coreboot supports a wide range of chipsets, devices, and mainboards. +coreboot supports a wide range of chipsets, devices, and mainboards. For details please consult: @@ -39,6 +29,37 @@ * http://www.coreboot.org/Supported_Chipsets_and_Devices +Build Requirements +------------------ + + * gcc / g++ + * make + * python + * perl + +Optional: + + * doxygen (for generating/viewing documentation) + * iasl (for targets with ACPI support) + * gdb (for better debugging facilities on some targets) + + +Building coreboot +----------------- + +Please consult http://www.coreboot.org/Documentation for details. + + +Testing coreboot Without Modifying Your Hardware +------------------------------------------------- + +If you want to test coreboot without any risks before you really decide +to use it on your hardware, you can use the QEMU system emulator to run +coreboot virtually in QEMU. + +Please see http://www.coreboot.org/QEMU for details. + + Website and Mailing List ------------------------ @@ -58,7 +79,7 @@ The copyright on coreboot is owned by quite a large number of individual developers and companies. Please check the individual source files for details. -Coreboot is licensed under the terms of the GNU General Public License (GPL). +coreboot is licensed under the terms of the GNU General Public License (GPL). Some files are licensed under the "GPL (version 2, or any later version)", and some files (mostly those derived from the Linux kernel) are licensed under the "GPL, version 2". For some parts, which were derived from other projects,

1 0

build service results for r4129
by coreboot information 17 Apr '09

17 Apr '09

Dear coreboot readers! This is the automatic build system of coreboot. The developer "rminnich" checked in revision 4129 to the coreboot repository. This caused the following changes: Change Log: Updating documentation as I get ready to put v3-style startup in (which I have working in an early version in my tree). Corrections welcome. Signed-off-by: Ronald G. Minnich <rminnich(a)gmail.com> Acked-by: Ronald G. Minnich <rminnich(a)gmail.com> Build Log: Compilation of digitallogic:msm800sev is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4129&device=msm800sev&vend… Compilation of pcengines:alix1c is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4129&device=alix1c&vendor=… If something broke during this checkin please be a pain in rminnich's neck until the issue is fixed. If this issue is not fixed within 24h the revision should be backed out. Best regards, coreboot automatic build system

1 0

build service results for r4128
by coreboot information 17 Apr '09

17 Apr '09

Dear coreboot readers! This is the automatic build system of coreboot. The developer "myles" checked in revision 4128 to the coreboot repository. This caused the following changes: Change Log: There are two identical cfgfile rules in config.g. Remove one of them. Signed-off-by: Myles Watson <mylesgw(a)gmail.com> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006(a)gmx.net> Build Log: Compilation of digitallogic:msm800sev is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4128&device=msm800sev&vend… Compilation of pcengines:alix1c is still broken See the error log at http://qa.coreboot.org/log_buildbrd.php?revision=4128&device=alix1c&vendor=… If something broke during this checkin please be a pain in myles's neck until the issue is fixed. If this issue is not fixed within 24h the revision should be backed out. Best regards, coreboot automatic build system

1 0

← Newer
1
...
27
28
29
30
31
32
33
...
59
Older →

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot April 2009