coreboot February 2007

coreboot@coreboot.org

68 participants
169 discussions

[LinuxBIOS] r2546 - trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804
by svn＠openbios.org 02 Feb '07

02 Feb '07

Author: rminnich Date: 2007-02-02 23:40:10 +0100 (Fri, 02 Feb 2007) New Revision: 2546 Modified: trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/chip.h trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/ck804_usb.c Log: I have Sun Ultra40 workstation. Southbridge is nVidia CrushK8-04/nforce 2200 (too many names, sounds like a criminal). 1) Linuxbios loads kernel A; kernel A loads kernel B. Everything works fine. 2) Then I push the reset button. 3) Linuxbios loads kernel A; kernel A loads kernel B. Kernel B complains about wrong checksum of the mptable and crushes later. An investigation showed that in 3), short after kernel A (v2.6.19.2) sets the Bus Master Enable bit of the nVidia's USB1 controller (pci_set_master()), the mptable gets two bytes at physical address 0x80 damaged. Nothing is plugged to the USB ports. Other two Sun workstations had the same behavior. This does not make sense to me unless the controller has a HW bug. I believe, this should better be fixed in the kernel USB driver. For now this patch offers a possibility for linuxbios to reset the USB controller by setting HostControllerReset bit in HcCommandStatus Register. It is enablead by using 'register "usb1_hc_reset"="1"' in 'chip southbridge/nvidia/ck804' section of the mainboard's Config.lb. Signed-off-by: Roman Kononov <kononov195-lbl(a)yahoo.com> Acked-by: Ronald G. Minnich <rminnich(a)gmail.com Modified: trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/chip.h =================================================================== --- trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/chip.h 2007-02-02 17:08:04 UTC (rev 2545) +++ trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/chip.h 2007-02-02 22:40:10 UTC (rev 2546) @@ -1,10 +1,11 @@ #ifndef CK804_CHIP_H #define CK804_CHIP_H -struct southbridge_nvidia_ck804_config +struct southbridge_nvidia_ck804_config { - unsigned int ide0_enable : 1; - unsigned int ide1_enable : 1; + unsigned int usb1_hc_reset : 1; + unsigned int ide0_enable : 1; + unsigned int ide1_enable : 1; unsigned int sata0_enable : 1; unsigned int sata1_enable : 1; unsigned long nic_rom_address; Modified: trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/ck804_usb.c =================================================================== --- trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/ck804_usb.c 2007-02-02 17:08:04 UTC (rev 2545) +++ trunk/LinuxBIOSv2/src/southbridge/nvidia/ck804/ck804_usb.c 2007-02-02 22:40:10 UTC (rev 2546) @@ -9,9 +9,22 @@ #include <device/pci_ops.h> #include "ck804.h" +static void usb1_init(struct device *dev) { + struct southbridge_nvidia_ck804_config const * conf=dev->chip_info; + if (conf->usb1_hc_reset) { + //Somehow the warm reset does not really resets the USB controller. + //Later, during boot, when the Bus Master bit is set, the USB + //controller trashes the memory, causing weird misbehavior. + //Was detected on Sun Ultra40, where mptable was damaged. + uint32_t bar0=pci_read_config32(dev,0x10); + uint32_t* regs=(uint32_t*)(bar0&~0xfff); + regs[2]|=1; //OHCI USB HCCommandStatus Register, HostControllerReset bit + } +} + static void lpci_set_subsystem(device_t dev, unsigned vendor, unsigned device) -{ - pci_write_config32(dev, 0x40, +{ + pci_write_config32(dev, 0x40, ((device & 0xffff) << 16) | (vendor & 0xffff)); } static struct pci_operations lops_pci = { @@ -22,7 +35,7 @@ .read_resources = pci_dev_read_resources, .set_resources = pci_dev_set_resources, .enable_resources = pci_dev_enable_resources, - .init = 0, + .init = usb1_init, // .enable = ck804_enable, .scan_bus = 0, .ops_pci = &lops_pci,

1 0

[LinuxBIOS] Sun Ultra40 patches
by Roman Kononov 02 Feb '07

02 Feb '07

This set of changes makes Sun Ultra40 working. Although not fully. The working parts are: single CPU and nForce 2200 (CK804 Pro) with all stuff connected to it. The still-not-working parts are: second CPU and nForce 2050 with all stuff connected to it. The changed files contain many things related to the non-working second CPU and nForce 2050 commented out in order to make the working system stable. Thousand thanks to all who made the original Sun Ultra40 sources. Signed-off-by: Roman Kononov <kononov195-lbl(a)yahoo.com>

3 5

[LinuxBIOS] DK8-HTX: 8131 A-bus running slow
by mcqmcqmcq＠fastmail.fm 02 Feb '07

02 Feb '07

Guys, Once my DK8-HTX is up and running in Linux, I observe that the 8131 is programmed thusly (full regdump and my cute little utility attached): /proc/bus/pci/00/0b.0: AMD 8131 PCI-X Tunnel PCI-X Bridge 0x40 PCI-X Miscellaneous Register 1-1 Conentional PCI mode frequency RW 0 0 33 MHz 0xa0 PCI-X Secondary Status Register 24-22 Secondary clock frequency R 0 3 133 MHz PCI-X /proc/bus/pci/00/0a.0: AMD 8131 PCI-X Tunnel PCI-X Bridge 0x40 PCI-X Miscellaneous Register 1-1 Conentional PCI mode frequency RW 0 1 66 Mhz 0xa0 PCI-X Secondary Status Register 24-22 Secondary clock frequency R 0 0 conventional PCI In particular, the A-bus 0a.0 is massively horribly slow (50MB/s to my RAID card as opposed to 350MB/s in the 0b.0 slot). I only see one speed line during LB bootup and would expect two (one for each bus): Capability: 0x07 @ 0xa0 PCI: 03: 133MHz PCI-X So my theory is that the A-bus is just never getting configued at all (nobody who uses LB does I/O, right? ;-). Can anybody confirm or deny this theory, and possibly point me toward what I might do to fix it? As an aside, I'm still working from the r2520 I was ages ago. YH, you were once going to look into repeating the hangs I was seeing with a Pathscale HTX IB card installed (during HT reset in iwill/dk8_htx/cache_as_ram_auto.c) -- did that ever go anywhere? Once I get this sucker fully tested, I'll summarize what I've done to get it there and compare to svn head for you guys' continued entertainment. Thanks, y'all, -mcq -- mcqmcqmcq(a)fastmail.fm -- http://www.fastmail.fm - Send your email first class

1 0

[LinuxBIOS] r2545 - in trunk/LinuxBIOSv2/src/mainboard: amd/serengeti_leopard tyan/s2891 tyan/s2895
by svn＠openbios.org 02 Feb '07

02 Feb '07

Author: stepan Date: 2007-02-02 18:08:04 +0100 (Fri, 02 Feb 2007) New Revision: 2545 Modified: trunk/LinuxBIOSv2/src/mainboard/amd/serengeti_leopard/Options.lb trunk/LinuxBIOSv2/src/mainboard/tyan/s2891/Options.lb trunk/LinuxBIOSv2/src/mainboard/tyan/s2895/Options.lb Log: Remove hardcoded gcc versions otherwise the build will break for most people. Signed-off-by: Uwe Hermann <uwe(a)hermann-uwe.de> Acked-by: Stefan Reinauer <stepan(a)coresystems.de> Modified: trunk/LinuxBIOSv2/src/mainboard/amd/serengeti_leopard/Options.lb =================================================================== --- trunk/LinuxBIOSv2/src/mainboard/amd/serengeti_leopard/Options.lb 2007-02-01 22:43:27 UTC (rev 2544) +++ trunk/LinuxBIOSv2/src/mainboard/amd/serengeti_leopard/Options.lb 2007-02-02 17:08:04 UTC (rev 2545) @@ -254,8 +254,8 @@ ## ## The default compiler ## -default CC="$(CROSS_COMPILE)gcc-4.0.2 -m32" -default HOSTCC="gcc-4.0.2" +default CC="$(CROSS_COMPILE)gcc -m32" +default HOSTCC="gcc" ## ## Disable the gdb stub by default Modified: trunk/LinuxBIOSv2/src/mainboard/tyan/s2891/Options.lb =================================================================== --- trunk/LinuxBIOSv2/src/mainboard/tyan/s2891/Options.lb 2007-02-01 22:43:27 UTC (rev 2544) +++ trunk/LinuxBIOSv2/src/mainboard/tyan/s2891/Options.lb 2007-02-02 17:08:04 UTC (rev 2545) @@ -226,8 +226,8 @@ ## ## The default compiler ## -default CC="$(CROSS_COMPILE)gcc-3.3.6 -m32" -default HOSTCC="gcc-3.3.6" +default CC="$(CROSS_COMPILE)gcc -m32" +default HOSTCC="gcc" ## ## Disable the gdb stub by default Modified: trunk/LinuxBIOSv2/src/mainboard/tyan/s2895/Options.lb =================================================================== --- trunk/LinuxBIOSv2/src/mainboard/tyan/s2895/Options.lb 2007-02-01 22:43:27 UTC (rev 2544) +++ trunk/LinuxBIOSv2/src/mainboard/tyan/s2895/Options.lb 2007-02-02 17:08:04 UTC (rev 2545) @@ -234,8 +234,8 @@ ## ## The default compiler ## -default CC="$(CROSS_COMPILE)gcc-4.0.2 -m32" -default HOSTCC="gcc-4.0.2" +default CC="$(CROSS_COMPILE)gcc -m32" +default HOSTCC="gcc" ## ## Disable the gdb stub by default

1 0

Re: [LinuxBIOS] LinuxBIOS Solaris Dev
by Kaufman, Adam 02 Feb '07

02 Feb '07

Oops. Sorry. Here we go. Signed-off-by: Adam Kaufman <adam.kaufman(a)pinnacle.com> -----Original Message----- From: Stefan Reinauer [mailto:stefan.reinauer@coresystems.de] Sent: Friday, February 02, 2007 8:58 AM To: Kaufman, Adam Cc: linuxbios(a)linuxbios.org Subject: Re: [LinuxBIOS] LinuxBIOS Solaris Dev Kaufman, Adam wrote: > Ok, here's what I came up with for a Solaris 10 patch. I don't know that > it's the best way, but I tried to make somewhat clean. Feel free to > rewrite/suggest anything. Note that Solaris 10 removed the ability to > compile libc static, and I don't know if we think it's worth the effort, > so I just made checks to disable it for SunOS. > mem.h does not look right: > #if defined(sunos) > #define MEM_DEV "/dev/mem" > #else > #define MEM_DEV "/dev/xsvc" > #endif should it be #if !defined(__sun) maybe? Please post a Signed-off-by: http://linuxbios.org/Development_Guidelines#How_to_contribute -- coresystems GmbH * Brahmsstr. 16 * D-79104 Freiburg i. Br. Tel.: +49 761 7668825 * Fax: +49 761 7664613 Email: info(a)coresystems.de * http://www.coresystems.de/

1 0

[LinuxBIOS] hda: lost interrupt when executing linux kernel
by michal wan 02 Feb '07

02 Feb '07

1 it looks ok running linuxbios and filo 2 loading kernel ok when executing linux kernel, something occurs like "hda: lost interrupt" there are some problems which can be seen from the output of linux kernel 1 AMD5536: not 100% native mode: will probe irqs lalater 2 AMD5536: neither IDE port enabled (BIOS) another problem is below in the function model_lx_init() from src/cpu/amd/model_lx/model_lx_init.c if umcomment setup_lapic() and vsm_end_post_smi(), it will occur supported interrupt 13, then die i have uncomment the object irq_tables.o in file src/mainboard/artecgroup/dbe61/Options.lb any advice would be appreciated! _________________________________________________________________ 免费下载 MSN Explorer: http://explorer.msn.com/lccn

2 1

[LinuxBIOS] help from ubuntu and FC6 experts
by ron minnich 02 Feb '07

02 Feb '07

I would like to hear reports of building and running linuxbios on ubuntu and FC6. The background is that ubuntu and, perhaps, fc6, set some options on the gcc pass that make no sense on a bios build. This is a guess. The result is a non-working linuxbios on those machines. It is believed the issue is some sort of stack protection flag that gets set. So, if you have a working linuxbios, and an fc6 or ubuntu handy, I'd like to hear about your success or failure in building and running linuxbios. This has been seen on OLPC, but nowhere else; it may be related to special needs of the OLPC. thanks ron

10 27

[LinuxBIOS] [PATCH] Fix various compiler warnings and potential bugs
by Ed Swierk 02 Feb '07

02 Feb '07

This patch fixes a bunch of compiler warnings I ran into while building an MCP55 target using gcc 4.1.1. A few are real bugs, like the misspelled "default" in raminit_f.c and the truncated 16-bit argument to delayx() in mcp55_early_setup_car.c. The uninitialized variables in raminit_f_dqs.c are potential bugs. gcc 4.1.x is famously paranoid about certain things, and some of its warnings can only be considered compiler bugs, so I ignored those. The minor warnings I fixed are mainly improper int/pointer casts and unused variables. Signed-off-by: Ed Swierk <eswierk(a)arastra.com> --Ed

5 16

[LinuxBIOS] The two load RAM codes.
by Feng, Libo 02 Feb '07

02 Feb '07

I am studying the LinuxBios project. I have a question about the RAM code: from Makefile, it seems that LinuxBios could load codes from FLASH to RAM twice, first for linuxbios_ram, second for so-called payload. My understanding is correct or not. However, also from Makefile, it seems that linuxbios is dependent on LINUXBIOS_RAM_ROM, but doesn't include it. The below is abstracted from a Makefile for via epia-m based on LinuxBiosV2-2534: linuxbios: crt0.o $(INIT-OBJECTS) $(LINUXBIOS_APC) $(LINUXBIOS_RAM_ROM) ldscript.ld $(CC) -nostdlib -nostartfiles -static -o $@ -T ldscript.ld crt0.o $(INIT-OBJECTS) $(CROSS_COMPILE)nm -n linuxbios | sort > linuxbios.map. So, there is no action on LINUXBIOS_RAM_ROM. Does it mean linuxbios_ram is not very important. Even without it, the system is also ok? Feng Libo

1 0

[LinuxBIOS] r2544 - trunk/LinuxBIOSv2/src/northbridge/amd/amdk8
by svn＠openbios.org 01 Feb '07

01 Feb '07

Author: uwe Date: 2007-02-01 23:43:27 +0100 (Thu, 01 Feb 2007) New Revision: 2544 Modified: trunk/LinuxBIOSv2/src/northbridge/amd/amdk8/raminit_f.c Log: Fix typo which breaks the build ('defalut' should be 'default'). Signed-off-by: Ed Swierk <eswierk(a)arastra.com> Acked-by: Uwe Hermann <uwe(a)hermann-uwe.de> Modified: trunk/LinuxBIOSv2/src/northbridge/amd/amdk8/raminit_f.c =================================================================== --- trunk/LinuxBIOSv2/src/northbridge/amd/amdk8/raminit_f.c 2007-02-01 01:53:55 UTC (rev 2543) +++ trunk/LinuxBIOSv2/src/northbridge/amd/amdk8/raminit_f.c 2007-02-01 22:43:27 UTC (rev 2544) @@ -2506,7 +2506,7 @@ case 0x00: dwordx = 0x002b2220; //x8 double Rank break; - defalut: + default: dwordx = 0x002a2220; //x8 single Rank and double Rank mixed } } else if((meminfo->x4_mask == 0) && (meminfo->x16_mask == 0x01) && (meminfo->single_rank_mask == 0x01)) {

1 0

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot February 2007