On Wed, Sep 5, 2018 at 8:06 AM Antony AbeePrakash X V AntonyAbee.PrakashXV@lnttechservices.com wrote:
Hi,
We are developing coreboot for Apollo lake custom board. MRC training data save is enabled in FSP using Binary configuration tool.
But we are getting logs like,
No MRC cache found.
MRC SeCUmaSize memory size from SeC ... 0
MRC Parameters not valid. Status is Success
MRC:CpuMemoryTest Successful!
Saving MRC data using CSE through HECI interface
I have never seen this path used in coreboot. This line above is saying CSE is responsible for saving and retrieving training data. In coreboot we use the main processor to save and restore. I suggest reading over the UPD parameters and ensure they match with our typical use cases. BCT tool enabling 'training data save' sounds like it's enabling CSE path.
Try to find MRC training data HOB.
No MRC training data found, perform data save via HECI.
Saved MRC training data with status (0x80000003)
It seems that MRC data is not found and saved. Also I found that there are options to add MRC file path and mrc.bin in menuconfig. The only option I have is save cached MRC settings.
What this mrc.bin will do?
How to add the mrc.bin in coreboot?
Please explain on this.
Thanks & Regards,
Antony
L&T Technology Services Ltd
www.LntTechservices.com
This Email may contain confidential or privileged information for the intended recipient (s). If you are not the intended recipient, please do not use or disseminate the information, notify the sender and delete it from your system.
-- coreboot mailing list: coreboot@coreboot.org https://mail.coreboot.org/mailman/listinfo/coreboot