(This covers commits 406effd5 up to commit ef0158ec)
Apart from adding the google/glados board, this week’s activity concentrated on bug fixes in chipsets and mainboards, spanning AMD K8 and Hudson, Intel Sandy Bridge, Braswell and Skylake, Nvidia Tegra, Rockchip RK3288 and RISC-V. Most of the changes are too small individually and too spread out across the code base for a shout-out (or this report becomes just a fancy kind of “git log”), but two changes stand out:
Native RAM init on Sandybridge gained support for multiple DIMMs on the same channel, further improving the reverse engineered code base for that chipset.
To improve Skylake support, our 8250mem serial port driver now also supports Skylake's 32bit UART access mode. This may also be useful when reducing code duplication in our serial console drivers (such as on ARM SoCs).
Patrick
-
Patrick Georgi