r3946 - in trunk/coreboot-v2/src: arch/i386/boot arch/i386/include/arch cpu/amd/model_fxx mainboard/asus/m2v-mx_se

Author: ruik
Date: 2009-02-14 16:40:23 +0100 (Sat, 14 Feb 2009)
New Revision: 3946

Modified:
   trunk/coreboot-v2/src/arch/i386/boot/acpigen.c
   trunk/coreboot-v2/src/arch/i386/include/arch/acpigen.h
   trunk/coreboot-v2/src/cpu/amd/model_fxx/Config.lb
   trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/acpi_tables.c
   trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/dsdt.asl
Log:
Following patch adds dynamically generated P-States infrastructure as well as
M2V-MX SE as example how to do that. It is based on AMD code and mine code for
ACPI generation.

Signed-off-by: Rudolf Marek 
Acked-by: Peter Stuge

Modified: trunk/coreboot-v2/src/arch/i386/boot/acpigen.c
===================================================================
--- trunk/coreboot-v2/src/arch/i386/boot/acpigen.c	2009-02-13 20:20:21 UTC (rev 3945)
+++ trunk/coreboot-v2/src/arch/i386/boot/acpigen.c	2009-02-14 15:40:23 UTC (rev 3946)
@@ -136,3 +136,103 @@
    len = acpigen_write_len_f();
    return len + acpigen_emit_stream(name, strlen(name)) + 1;
 }
+
+int acpigen_write_processor(u8 cpuindex, u32 pblock_addr, u8 pblock_len)
+{
+/*
+        Processor (_PR.CPUcpuindex, cpuindex, pblock_addr, pblock_len)
+        {
+*/
+	char pscope[16];
+	int  len;
+	/* processor op */
+	acpigen_emit_byte(0x5b);
+	acpigen_emit_byte(0x83);
+	len = acpigen_write_len_f();
+
+	sprintf(pscope, "\._PR_CPU%x", (unsigned int) cpuindex);
+	len += acpigen_emit_stream(pscope, strlen(pscope));
+	acpigen_emit_byte(cpuindex);
+	acpigen_emit_byte(pblock_addr & 0xff);
+	acpigen_emit_byte((pblock_addr >> 8) & 0xff);
+	acpigen_emit_byte((pblock_addr >> 16) & 0xff);
+	acpigen_emit_byte((pblock_addr >> 24) & 0xff);
+	acpigen_emit_byte(pblock_len);
+	return 6  + 2 + len;
+}
+
+int acpigen_write_empty_PCT(void)
+{
+/*
+    Name (_PCT, Package (0x02)
+    {
+        ResourceTemplate ()
+        {
+            Register (FFixedHW,
+                0x00,               // Bit Width
+                0x00,               // Bit Offset
+                0x0000000000000000, // Address
+                ,)
+        },
+
+        ResourceTemplate ()
+        {
+            Register (FFixedHW,
+                0x00,               // Bit Width
+                0x00,               // Bit Offset
+                0x0000000000000000, // Address
+                ,)
+        }
+    })
+*/
+	static char stream[] = {
+		0x08, 0x5F, 0x50, 0x43, 0x54, 0x12, 0x2C,	/* 00000030    "0._PCT.," */
+		0x02, 0x11, 0x14, 0x0A, 0x11, 0x82, 0x0C, 0x00,	/* 00000038    "........" */
+		0x7F, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,	/* 00000040    "........" */
+		0x00, 0x00, 0x00, 0x00, 0x79, 0x00, 0x11, 0x14,	/* 00000048    "....y..." */
+		0x0A, 0x11, 0x82, 0x0C, 0x00, 0x7F, 0x00, 0x00,	/* 00000050    "........" */
+		0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,	/* 00000058    "........" */
+		0x00, 0x79, 0x00
+	};
+	return acpigen_emit_stream(stream, ARRAY_SIZE(stream));
+}
+
+/* generates a func with max supported P states */
+int acpigen_write_PPC(u8 nr)
+{
+/*
+    Method (_PPC, 0, NotSerialized)
+    {
+        Return (nr)
+    }
+*/
+	int len;
+	/* method op */
+	acpigen_emit_byte(0x14);
+	len = acpigen_write_len_f();
+	len += acpigen_emit_stream("_PPC", 4);
+	/* no fnarg */
+	acpigen_emit_byte(0x00);
+	/* return */
+	acpigen_emit_byte(0xa4);
+	/* arg */
+	len += acpigen_write_byte(nr);
+	acpigen_patch_len(len - 1);
+	return len + 3;
+}
+
+int acpigen_write_PSS_package(u32 coreFreq, u32 power, u32 transLat, u32 busmLat,
+			u32 control, u32 status)
+{
+	int len;
+	len = acpigen_write_package(6);
+	len += acpigen_write_dword(coreFreq);
+	len += acpigen_write_dword(power);
+	len += acpigen_write_dword(transLat);
+	len += acpigen_write_dword(busmLat);
+	len += acpigen_write_dword(control);
+	len += acpigen_write_dword(status);
+	//pkglen without the len opcode
+	acpigen_patch_len(len - 1);
+	return len;
+}

Modified: trunk/coreboot-v2/src/arch/i386/include/arch/acpigen.h
===================================================================
--- trunk/coreboot-v2/src/arch/i386/include/arch/acpigen.h	2009-02-13 20:20:21 UTC (rev 3945)
+++ trunk/coreboot-v2/src/arch/i386/include/arch/acpigen.h	2009-02-14 15:40:23 UTC (rev 3946)
@@ -34,4 +34,9 @@
 int acpigen_write_name_dword(char *name, uint32_t val);
 int acpigen_write_name_byte(char *name, uint8_t val);
 int acpigen_write_scope(char *name);
+int acpigen_write_PPC(u8 nr);
+int acpigen_write_empty_PCT(void);
+int acpigen_write_PSS_package(u32 coreFreq, u32 power, u32 transLat, u32 busmLat,
+			u32 control, u32 status);
+int acpigen_write_processor(u8 cpuindex, u32 pblock_addr, u8 pblock_len);
 #endif

Modified: trunk/coreboot-v2/src/cpu/amd/model_fxx/Config.lb
===================================================================
--- trunk/coreboot-v2/src/cpu/amd/model_fxx/Config.lb	2009-02-13 20:20:21 UTC (rev 3945)
+++ trunk/coreboot-v2/src/cpu/amd/model_fxx/Config.lb	2009-02-14 15:40:23 UTC (rev 3946)
@@ -20,3 +20,4 @@
 object apic_timer.o
 object model_fxx_update_microcode.o
 object processor_name.o
+object powernow_acpi.o

Modified: trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/acpi_tables.c
===================================================================
--- trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/acpi_tables.c	2009-02-13 20:20:21 UTC (rev 3945)
+++ trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/acpi_tables.c	2009-02-14 15:40:23 UTC (rev 3946)
@@ -31,6 +31,7 @@
 #include <../../../southbridge/via/vt8237r/vt8237r.h>
 #include <../../../southbridge/via/k8t890/k8t890.h>
 #include <../../../northbridge/amd/amdk8/amdk8_acpi.h>
+#include <cpu/amd/model_fxx_powernow.h>

extern unsigned char AmlCode[];

@@ -83,7 +84,7 @@

unsigned long acpi_fill_ssdt_generator(unsigned long current, char *oem_table_id) {
    k8acpi_write_vars();
-	/* put PSTATES generator call here */
+	amd_model_fxx_generate_powernow(0, 0, 0);
    return (unsigned long) (acpigen_get_current());
 }

Modified: trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/dsdt.asl
===================================================================
--- trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/dsdt.asl	2009-02-13 20:20:21 UTC (rev 3945)
+++ trunk/coreboot-v2/src/mainboard/asus/m2v-mx_se/dsdt.asl	2009-02-14 15:40:23 UTC (rev 3946)
@@ -24,14 +24,6 @@
 {
     Include ("amdk8_util.asl")

-
-	/* Define the main processor.*/
-	Scope (_PR)
-	{
-		Processor (_PR.CPU0, 0x00, 0x000000, 0x00) {}
-		Processor (_PR.CPU1, 0x01, 0x000000, 0x00) {}
-	}
-
    /* For now only define 2 power states:
     *  - S0 which is fully on
     *  - S5 which is soft off