#150: AMD DB800 dev board PLL strapping leaves CPU and GLIU in non-optimal clock

Show replies by date

5153
days inactive
5288
days old

coreboot@coreboot.org

5 comments
1 participants

Add to favorites Remove from favorites

tags (0)
participants (1)
  • coreboot