newer
#148: Component defaults to adlo...

#150: AMD DB800 dev board PLL strapping leaves CPU and GLIU in non-optimal clock

Show replies by thread

5548
Age (days ago)
5683
Last active (days ago)

List overview

Download

5 comments
1 participants

Add to favorites Remove from favorites

tags

participants (1)

  • coreboot