Re: [coreboot] #150: AMD DB800 dev board PLL strapping leaves CPU and GLIU in non-optimal clock