Hi there,
I am currently testing coreboot for the Intel EP80579 w/ the Truxton platform w/ DDR2 (not ECC) on the DIMM0 slot of the platform. I am having the following bootlog but don't understand what is the output meaning ?
Thanks,
Xavier.
"coreboot-4.0-r5689
coreboot-4.0-r5689 50AI 00 01 51AI 00 01 52AI 00 01 53AI 0080 08 08 0e 0a 00 40 00 05 3d 50 00 82 08 00 00 AI 100c 08 38 01 02 00 03 3d 50 50 60 3c 1e 3c 2d 01 AI 2025 37 10 220 01 55AI 00 01 56AI 00 01 57AI 00ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff AI 10ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff AI 20ff ff ff ff 00
00 MHz DDR Sc cd` - 25c cd` - 0000000000000201` - c cd` - DR ffffffffDRB = 00000000 TOM = 0000 TOLM = 0000 cl = 00 trc = 7e trfc = 00 tras = 00 trtp = 40 twtr = 00 drt0 = ffffffea drt1 = fc700000 magic = 009a62b1 mrs = 69020000 0000T @Q000000000000000000000000000000000010T @Q000000000000000000000000000000000020T @Q000000000000000000000000000000000030T @0 ``c` CS01 q00000010DDR R 00T @QR 01T @Q0000T @Q001000000000000000000000000000000010T @Q000000000000000000000000000000000020T @Q0000000000000000000000000000000000 0000T @Q001000000000000000000000000000000010T @Q000000000000000000000000000000000020T @Q000000000000000000000000000000000030T @S 00:00.0000: 86 80 20 50 06 00 10 00 01 00 00 06 00 00 80 00 10: 00 00 00 00 00 00 00 90 00 00 00 00 00 00 00 00 20: 00 00 00 00"
Hi Xavier,
I have never seen that kind of output when using Truxton. All I can suggest is to make sure your serial settings are correct and double check any modifications you may have made to the coreboot source.
Note though, trunk does not support non-ECC RAM. The raminit_ep80579.c code will refuse to boot if it detects non-ECC RAM.
Dustin
On 05/11/2010 3:00 AM, Xavier Carcelle wrote:
Hi there,
I am currently testing coreboot for the Intel EP80579 w/ the Truxton platform w/ DDR2 (not ECC) on the DIMM0 slot of the platform. I am having the following bootlog but don't understand what is the output meaning ?
Thanks,
Xavier.
"coreboot-4.0-r5689 coreboot-4.0-r5689 50AI 00 01 51AI 00 01 52AI 00 01 53AI 0080 08 08 0e 0a 00 40 00 05 3d 50 00 82 08 00 00 AI 100c 08 38 01 02 00 03 3d 50 50 60 3c 1e 3c 2d 01 AI 2025 37 10 220 01 55AI 00 01 56AI 00 01 57AI 00ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff AI 10ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff AI 20ff ff ff ff 00
00 MHz DDR Sc cd` - 25c cd` - 0000000000000201` - c cd` - DR ffffffffDRB = 00000000 TOM = 0000 TOLM = 0000 cl = 00 trc = 7e trfc = 00 tras = 00 trtp = 40 twtr = 00 drt0 = ffffffea drt1 = fc700000 magic = 009a62b1 mrs = 69020000 0000T @Q000000000000000000000000000000000010T @Q000000000000000000000000000000000020T @Q000000000000000000000000000000000030T @0 ``c` CS01 q00000010DDR R 00T @QR 01T @Q0000T @Q001000000000000000000000000000000010T @Q000000000000000000000000000000000020T @Q0000000000000000000000000000000000 0000T @Q001000000000000000000000000000000010T @Q000000000000000000000000000000000020T @Q000000000000000000000000000000000030T @S 00:00.0000: 86 80 20 50 06 00 10 00 01 00 00 06 00 00 80 00 10: 00 00 00 00 00 00 00 90 00 00 00 00 00 00 00 00 20: 00 00 00 00"
Hi Dustin,
I have never seen that kind of output when using Truxton. All I can suggest is to make sure your serial settings are correct and double check any modifications you may have made to the coreboot source.
I will check my serial settings and send the new output.
Note though, trunk does not support non-ECC RAM. The raminit_ep80579.c code will refuse to boot if it detects non-ECC RAM.
I saw that and attached is a small patch we did to bypass the non-ecc ram check in raminit_ep80579.c Do you know how we can modify this test to use coreboot w/ non-ecc RAM ?
My best regards,
Xavier.
Dustin
On 05/11/2010 3:00 AM, Xavier Carcelle wrote:
Hi there,
I am currently testing coreboot for the Intel EP80579 w/ the Truxton platform w/ DDR2 (not ECC) on the DIMM0 slot of the platform. I am having the following bootlog but don't understand what is the output meaning ?
Thanks,
Xavier.
"coreboot-4.0-r5689
coreboot-4.0-r5689 50AI 00 01 51AI 00 01 52AI 00 01 53AI 0080 08 08 0e 0a 00 40 00 05 3d 50 00 82 08 00 00 AI 100c 08 38 01 02 00 03 3d 50 50 60 3c 1e 3c 2d 01 AI 2025 37 10 220 01 55AI 00 01 56AI 00 01 57AI 00ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff AI 10ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff ff AI 20ff ff ff ff 00
00 MHz DDR Sc cd` - 25c cd` - 0000000000000201` - c cd` - DR ffffffffDRB = 00000000 TOM = 0000 TOLM = 0000 cl = 00 trc = 7e trfc = 00 tras = 00 trtp = 40 twtr = 00 drt0 = ffffffea drt1 = fc700000 magic = 009a62b1 mrs = 69020000 0000T @Q000000000000000000000000000000000010T @Q000000000000000000000000000000000020T @Q000000000000000000000000000000000030T @0 ``c` CS01 q00000010DDR R 00T @QR 01T @Q0000T @Q001000000000000000000000000000000010T @Q000000000000000000000000000000000020T @Q0000000000000000000000000000000000 0000T @Q001000000000000000000000000000000010T @Q000000000000000000000000000000000020T @Q000000000000000000000000000000000030T @S 00:00.0000: 86 80 20 50 06 00 10 00 01 00 00 06 00 00 80 00 10: 00 00 00 00 00 00 00 90 00 00 00 00 00 00 00 00 20: 00 00 00 00"
-- coreboot mailing list: coreboot@coreboot.org http://www.coreboot.org/mailman/listinfo/coreboot
-
Dustin Harrison -
Xavier Carcelle