coreboot

coreboot@coreboot.org

12 participants
39779 discussions

AMD SC520
by ron minnich 18 Jun '03

18 Jun '03

I'm starting a port. Anyone with info on this part that could be helpful let me know. I'm doing this on my own time to help support: http://psas.pdx.edu. Booting a flight computer in 5 seconds is better than booting one in 90 seconds -- esp. in mid flight. ron

4 4

sc1200!
by Devi Priya 18 Jun '03

18 Jun '03

Hello, I want to use LinuxBIOS for my SC1200. I dont know where to start and how to start? If I have to build for sc1200, can I use the same build instructions for the sis motherboard? Plz help me! _________________________________________________________________ Gift yourself a holiday. Treat your family like royalty. http://www.flexihols.com/2003/index.php

2 1

Re: Looking for a motherboard for linuxbios
by James Alton 17 Jun '03

17 Jun '03

I would like to add that the PCCHIPS m935DLU looks like the board meets most of my criteria, but is the chipset supported? (It uses a SiS 650GX & 962L chipset) It's a P4 478-pin motherboard with 2 DDR slots capable of 2GB ram with built in LAN/Sound/Video/etc. Here is the pcchips URL I am looking at: http://www.pcchips.com.tw/product/M935DLUv12.html James Alton > Subject: Looking for a motherboard for linuxbios > From: James Alton <jalton(a)olsh.cx> > To: linuxbios(a)clustermatic.org > Date: 17 Jun 2003 00:23:58 -0700 > > Hi, > I'd like to find a the model number of a stable LinuxBIOS motherboard > that supports DDR. I'd prefer a pcchips board, but I would like the > cheapest DDR board that works with LinuxBIOS. > > Thank you for any help you can provide, > James Alton

1 0

Looking for a motherboard for linuxbios
by James Alton 17 Jun '03

17 Jun '03

Hi, I'd like to find a the model number of a stable LinuxBIOS motherboard that supports DDR. I'd prefer a pcchips board, but I would like the cheapest DDR board that works with LinuxBIOS. Thank you for any help you can provide, James Alton

1 0

Re: High-End Desktop Support
by YhLu 16 Jun '03

16 Jun '03

Eric and Ron, Thanks for the direction. After I use zelf format, the NIC is OK and can download kernel from thr TFTP server now. Regards Yinghai Lu -----邮件原件----- 发件人: linuxbios-admin(a)clustermatic.org [mailto:linuxbios-admin@clustermatic.org] 代表 Yinghai Lu 发送时间: 2003年6月14日 19:00 收件人: 'Eric W. Biederman' 抄送: 'ron minnich'; linuxbios(a)clustermatic.org; 'Etherboot Developers' 主题: Re: [Etherboot-developers] High-End Desktop Support Eric, But it works for 5.0.8 and 5.0.9. and I have tried it on RH 8 and RH 9. 1. strip e1000.elf : 92 bytes 2. strip -R comment e1000.elf : 92 bytes. 3. strip -R note e1000.elf : 92 bytes. 4. strip -R comment -R note e1000.elf : 92 bytes. Anyway I will use zelf format. Regards Yinghai Lu -----邮件原件----- 发件人: linuxbios-admin(a)clustermatic.org [mailto:linuxbios-admin@clustermatic.org] 代表 Eric W. Biederman 发送时间: 2003年6月14日 18:17 收件人: Yinghai Lu 抄送: 'ron minnich'; linuxbios(a)clustermatic.org; 'Etherboot Developers' 主题: Re: [Etherboot-developers] g-e$: g-e$: g-e$: High-End Desktop Support "Yinghai Lu" <yhlu(a)tyan.com> writes: > Thanks, I will try again with zelf. > > I have used strip make ebi, > # strip -R comment -R note e1000.elf > The EBI file only 92 bytes ??? There should be nothing worth stripping by the time the etherboot build gets that far, at least for 5.1.x. It is desirable to keep the notes we have placed there. Beyond that it looks like by trying to strip etherboot you have hit one of the many binutils bugs that crop up from time to time. Eric _______________________________________________ Linuxbios mailing list Linuxbios(a)clustermatic.org http://www.clustermatic.org/mailman/listinfo/linuxbios _______________________________________________ Linuxbios mailing list Linuxbios(a)clustermatic.org http://www.clustermatic.org/mailman/listinfo/linuxbios

1 0

Re: romcc progress.
by ebiederman＠lnxi.com 16 Jun '03

16 Jun '03

Please don't do html mail... And please CC the linuxBIOS list. I admit it is not a real substitute for documentation but with these kinds of discussions happening in public the information is distributed more widely and more people can answer question or take action based on a conversation. Jeff Pipkins <jpipkins(a)austin.rr.com> writes: > This is a really cool concept, and a very useful tool.   > > It took me a while to figure out what romcc was from reading the romcc code > and the LinuxBIOS code.  I think it would be worthwhile to put a copy of > the email below in the romcc directory in the source tree, especially if > you think it'll be a while before any formal documenation exists.   That sounds like a good idea. I will see about that. > It would > also be helpful to have a short comment in the C code that depends on romcc > to say so.  Otherwise, it's a real head-twister to see a C program setting > up mtrr's!  ;^) Well changing mtrrs is not romcc specific. We do that even in the freebios1 tree. With romcc you can just run the C code earlier. The real difference is that with romcc rdmsr wrmsr are done with builtins whereas with gcc you need to do inline asm. I am in the processes of setting of the APIs in LinuxBIOS so that most code will work with or without romcc. You comment reminds me that I still have to sync of the rdmsr/wrmsr APIs... > > Nice piece of work, thanks in advance for the fun I'm going to have with > it! Welcome. And BTW I have just committed a change that reduces the algorithmic complexity of parts of the register allocator. So the compiler now should have a much more reasonable runtime. Eric

1 0

答复: High-End Desktop Support
by YhLu 14 Jun '03

14 Jun '03

Eric and Ron, I can get into the Etherboot now. But I meet problem again: Etherboot 5.0.10 (Last Product version) only support Intel 82544. Tyan s2725 uses Intel 82646EB. (DeviceID is ox1010). So It said" No Adapter found". Etherboot 5.1.8 seems support 82546, But I found 1. can not make EBI, have to use ELF. It is around 30KB. 2. If disable RELOCATION : got error: NO HEAP FOUND. 3. If enable RELOCATION: got error: It can not calculate the file size, and keep print " 61:rom_read_bytes() - skipping block 16" My Question is: 1. When do you plan to support 82546? In 5.0.11 or 5.2.0. 2. Is there any easy way to modify 5.0.10 to make it work with Intel 82546? Thanks and regards Yinghai Lu 222222222222222222222222222222222222222222222222222 Welcome to elfboot, the open sourced starter. January 2002, Eric Biederman. Version 1.2 37:init_bytes() - zkernel_start:0xffff0000 zkernel_mask:0x0000ffff Found ELF candiate at offset 0 Dropping non PT_LOAD segment New segment addr 0x20000 size 0x10e80c3 offset 0xb0 filesize 0x755c (cleaned up) New segment addr 0x20000 size 0x10e80c3 offset 0xb0 filesize 0x755c Loading Segment: addr: 0x000000003ffca7e8 memsz: 0x000000000000ec0c filesz: 0x00 0000000000755c Clearing Segment: addr: 0x000000003ffd1d44 memsz: 0x00000000000076b0 Loading Segment: addr: 0x000000000002ec0c memsz: 0x00000000010d94b7 filesz: 0x00 00000000000000 Clearing Segment: addr: 0x000000000002ec0c memsz: 0x00000000010d94b7 Jumping to boot code at 0x20000 ROM segment 0x0000 length 0xfbf8 reloc 0x00020000 CPU 1343 Mhz Etherboot 5.1.8 (GPL) Tagged ELF (Multiboot) for [E1000] init_heap: No heap found. 22222222222222222222222222222222222222222222222222222222222222222 33333333333333333333333333333333333333333333333333333333333333333333333333 Welcome to elfboot, the open sourced starter. January 2002, Eric Biederman. Version 1.2 37:init_bytes() - zkernel_start:0xffff0000 zkernel_mask:0x0000ffff Found ELF candiate at offset 0 Dropping non PT_LOAD segment New segment addr 0x20000 size 0x1106000 offset 0xb0 filesize 0x76bcc3 (cleaned up) New segment addr 0x20000 size 0x1106000 offset 0xb0 filesize 0x76bc c3 Loading Segment: addr: 0x000000003ffca7e8 memsz: 0x000000000000ec0c filesz: 0x00 0000000000ec0c Loading Segment: addr: 0x000000000002ec0c memsz: 0x00000000010f73f4 filesz: 0x00 0000000075d0b7 61:rom_read_bytes() - skipping block 16 61:rom_read_bytes() - skipping block 16 61:rom_read_bytes() - skipping block 16 61:rom_read_bytes() - skipping block 16 61:rom_read_bytes() - skipping block 16 61:rom_read_bytes() - skipping block 16 61:rom_read_bytes() - skipping block 16 3333333333333333333333333333333333333333333333333333333333333333333333333333 3 -----�ʼ�ԭ��----- ��: YhLu ��ʱ��: 2003��6��13�� 0:27 �ռ��: ron minnich; ebiederman(a)lnxi.com ��: linuxbios(a)clustermatic.org ��: ��: High-End Desktop Support Eric, I am working on porting linuxbios to Tyan s2725. The southbridge is ICH5. I have copied 82801ca to 82801er. And update pci_ids.h to add some ICH5 device id. I compare the Intel whitepaper, only need to comment out several line in ich5_ioapi.c. because ICH5 has no operation to index 3 reg. I didn't initialize USB and Serial ATA. I used e1000.ebi from Etherboot 5.0.8. I only got the following result. The ebi size is 18164, so I set ROM_IMAGE_SIZE to 46*1024. I wonder why the size if not right: 0x4564 = 17764. But the EBI is 18164. Regards Yinghai Lu Console output: Welcome to elfboot, the open sourced starter. January 2002, Eric Biederman. Version 1.2 37:init_bytes() - zkernel_start:0xffff0000 zkernel_mask:0x0000ffff Found ELF candiate at offset 0 New segment addr 0x94000 size 0x7168 offset 0x60 filesize 0x4564 (cleaned up) New segment addr 0x94000 size 0x7168 offset 0x60 filesize 0x4564 Loading Segment: addr: 0x0000000000094000 memsz: 0x0000000000007168 filesz: 0x00 00000000004564 Clearing Segment: addr: 0x0000000000098564 memsz: 0x0000000000002c04 Jumping to boot code at 0x�� -----�ʼ�ԭ��----- ��: YhLu ��ʱ��: 2003��6��12�� 17:12 �ռ��: ron minnich; Peter Fedorow ��: linuxbios(a)clustermatic.org ��: ��: High-End Desktop Support Ron, Any plan to make it support ICH5. It has USB 2.0 support and Serial ATA support. Yinghai Lu -----�ʼ�ԭ��----- ��: ron minnich [mailto:rminnich@lanl.gov] ��ʱ��: 2003��6��12�� 8:37 �ռ��: Peter Fedorow ��: linuxbios(a)clustermatic.org ��: Re: High-End Desktop Support On Thu, 12 Jun 2003, Peter Fedorow wrote: > I'm looking for a fully supported motherboard that can accept at least a > 2 GHz Pentium 4 or AMD Athlon. intel e7500, 7501, etc. are supported. ron _______________________________________________ Linuxbios mailing list Linuxbios(a)clustermatic.org http://www.clustermatic.org/mailman/listinfo/linuxbios _______________________________________________ Linuxbios mailing list Linuxbios(a)clustermatic.org http://www.clustermatic.org/mailman/listinfo/linuxbios _______________________________________________ Linuxbios mailing list Linuxbios(a)clustermatic.org http://www.clustermatic.org/mailman/listinfo/linuxbios

3 6

EPIA PCI slot
by Brian G. Rhodes 13 Jun '03

13 Jun '03

The reason I was not getting interrupts on devices in the pci slot on the EPIA is because they were not set to be bus masters, so they would never generate interrupts. A quick write to the command register fixed the problem. Command register is being set to 0x02. It should be set to 0x06. a 6 to 4. I haven't looked to see if this is pervasive throughout linuxbios, or if for other boards this is handled specifically, but it is a bug. Brian G Rhodes bgr(a)linespeed.net brhodes(a)visualcircuits.com +1 612-741-1191

4 11

Re: romcc progress.
by ebiederman＠lnxi.com 13 Jun '03

13 Jun '03

John van Vlaanderen <john-at-thinman(a)nyc.rr.com> writes: > Hi Eric, > > I think it's really incredible that you are developing this, and once > it's done I am sure we will all wonder how we lived w/ out it. > > But, as embarrassed as I am to ask, what is it for ?? I suspect others who have not followed this to closely probably have the same question. romcc is a C compiler that does not use a stack. Instead it keeps all variables in registers. Currently LinuxBIOS has a lot of assembly code simply because memory initialization is difficult in the general case. This code cannot be written with a standard compiler because there is no memory to put a stack in. Nor on x86 are there cache blocks that can be locked into place. As code generated with romcc does not use a stack it can be used during memory initialization. It is true romcc is not *done*, it is quite usable at this point. In the freebios2 I have been gradually making the primary API ones that can be used before memory is initialized. The biggest difference is that if you want to return multiple values instead of passing in the address of a variable the a multi valued structure must be returned. The biggest current known bug is that if you have a small type like short when it is stored in a register nothing ensures it does not take on a larger value than will fit in a short. unsigned short i; i = 65535; i = i + 1; /* i == 65536 oops */ The biggest shortcoming comes from it's nature and I have used it enough at this point I don't want to live without it again. Eric

2 2

ELF boot and Multiboot
by SONE Takeshi 13 Jun '03

13 Jun '03

Eric, In the source of mkelfImage, linux-i386/convert_params.c, there is some code to retrieve information like memory map from Multiboot information structure. However, ELF images created by mkelfImage does not have Multiboot header, according to 'mbchk' of GRUB boot loader. In what situation is this code supposed to run (and tested)? If one added a (trivial) Multiboot header in the head.S, the resulting kernel could be loaded from GRUB, while it could also be loaded by ELF boot of LinuxBIOS and Etherboot? -- Takeshi

2 4

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot