coreboot March 2013

coreboot@coreboot.org

46 participants
782 discussions

Patch merged into coreboot/master: b3b72f3 link/graphics: Add support for EDID
by gerrit＠coreboot.org 20 Mar '13

20 Mar '13

the following patch was just integrated into master: commit b3b72f350e22ecdfa8e228b820f46da805d4f230 Author: Ronald G. Minnich <rminnich(a)google.com> Date: Wed Mar 13 14:35:01 2013 -0700 link/graphics: Add support for EDID This code is taken from an EDID reader written at Red Hat. The key function is int decode_edid(unsigned char *edid, int size, struct edid *out) Which takes a pointer to an EDID blob, and a size, and decodes it into a machine-independent format in out, which may be used for driving chipsets. The EDID blob might come for IO, or a compiled-in EDID BLOB, or CBFS. Also included are the changes needed to use the EDID code on Link. Change-Id: I66b275b8ed28fd77cfa5978bdec1eeef9e9425f1 Signed-off-by: Ronald G. Minnich <rminnich(a)google.com> Signed-off-by: Ronald G. Minnich <rminnich(a)gmail.com> Reviewed-on: http://review.coreboot.org/2837 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer(a)coreboot.org> Build-Tested: build bot (Jenkins) at Wed Mar 20 04:21:13 2013, giving +1 Reviewed-By: Stefan Reinauer <stefan.reinauer(a)coreboot.org> at Wed Mar 20 05:35:50 2013, giving +2 See http://review.coreboot.org/2837 for details. -gerrit

1 0

Patch merged into coreboot/master: a95a13b link/graphics: New state machine
by gerrit＠coreboot.org 20 Mar '13

20 Mar '13

the following patch was just integrated into master: commit a95a13bd474fa7738840496b657cd46784e3f6b2 Author: Ronald G. Minnich <rminnich(a)gmail.com> Date: Tue Mar 5 17:07:40 2013 -0800 link/graphics: New state machine This is a new state machine. It is more programmatic, in the case of auxio, and has much more symbolic naming, and very few "magic" numbers, except in the case of undocumented settings. As before, the 'pre-computed' IO ops are encoded in the iodefs table. A function, run, is passed and index into the table and runs the ops. A new operator, I, has been added. When the I operator is hit, run() returns the index of the next operator in the table. The i915lightup function runs the table. All the AUX channel ops have been removed from the table, however, and are now called as functions, using the previously committed auxio function. The iodefs table has been grouped into blocks of ops, which end in an I operator. As the lightup function progresses through startup, and the run() returns, the lightup function performs aux channel operations. This code is symbolic enough, I hope, that it will make haswell graphics bringup simpler. i915io.c, and the core of the code in i915lightup.c, were programatically generated, starting with IO logs from the DRM startup code in the kernel. It is possible to apply the tools that do this generation to newer IO logs from the kernel. Change-Id: I8a8e121dc0d9674f0c6a866343b28e179a1e3d8a Signed-off-by: Ronald G. Minnich <rminnich(a)gmail.com> Signed-off-by: Ronald G. Minnich <rminnich(a)gmail.com> Reviewed-on: http://review.coreboot.org/2836 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer(a)coreboot.org> Build-Tested: build bot (Jenkins) at Wed Mar 20 04:10:07 2013, giving +1 Reviewed-By: Stefan Reinauer <stefan.reinauer(a)coreboot.org> at Wed Mar 20 05:34:40 2013, giving +2 See http://review.coreboot.org/2836 for details. -gerrit

1 0

Patch merged into coreboot/master: ec2d914 link/graphics: implement a palette setting operator
by gerrit＠coreboot.org 20 Mar '13

20 Mar '13

the following patch was just integrated into master: commit ec2d914e198928f89928838476ddbd6e5ef61b98 Author: Ronald G. Minnich <rminnich(a)google.com> Date: Tue Mar 5 13:32:24 2013 -0800 link/graphics: implement a palette setting operator Add a new operator, P, for the state machine, meaning implement a palette fill. Implement a function (palette) that fills the palette when the P operator is hit. This replaces 256 lines in the state machine table with 1. Change-Id: I67d9219fe7de0ecf1fb9faf92130c00c9f5f8e88 Signed-off-by: Ronald G. Minnich <rminnich(a)google.com> Reviewed-on: http://review.coreboot.org/2835 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer(a)coreboot.org> Build-Tested: build bot (Jenkins) at Wed Mar 20 02:29:40 2013, giving +1 Reviewed-By: Stefan Reinauer <stefan.reinauer(a)coreboot.org> at Wed Mar 20 05:31:04 2013, giving +2 See http://review.coreboot.org/2835 for details. -gerrit

1 0

IORESOURCE_UMA_FB question
by Aaron Durbin 20 Mar '13

20 Mar '13

Hi corebooters, I'm trying to understand the reason for the existence of IORESOURCE_UMA_FB. Is this to allow one to carve out an uncacheable MTRR region for the UMA framebuffer? If so, why was that ram added as cacheable to begin with? Thanks for the help. Full disclosure: I'd like to get rid of it and handle these concepts in a different manner. -Aaron

1 0

Patch merged into coreboot/master: d466d75 x86: provide more C standard environment
by gerrit＠coreboot.org 20 Mar '13

20 Mar '13

the following patch was just integrated into master: commit d466d750d71f979ccd6636306b51f2d87cb19cba Author: Aaron Durbin <adurbin(a)chromium.org> Date: Tue Mar 19 12:41:29 2013 -0500 x86: provide more C standard environment There are some external libraries that are built within coreboot's environment that expect a more common C standard environment. That includes things like inttypes.h and UINTx_MAX macros. This provides the minimal amount of #defines and files to build vboot_reference. Change-Id: I95b1f38368747af7b63eaca3650239bb8119bb13 Signed-off-by: Aaron Durbin <adurbin(a)chromium.org> Reviewed-on: http://review.coreboot.org/2859 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich(a)gmail.com> Build-Tested: build bot (Jenkins) at Wed Mar 20 01:14:10 2013, giving +1 Reviewed-By: Ronald G. Minnich <rminnich(a)gmail.com> at Wed Mar 20 04:20:24 2013, giving +2 See http://review.coreboot.org/2859 for details. -gerrit

1 0

Patch merged into coreboot/master: 0013a69 haswell: drop memory reservation for sandybridge GPU bug
by gerrit＠coreboot.org 20 Mar '13

20 Mar '13

the following patch was just integrated into master: commit 0013a69e7098804a461ab005b33240b8addfbf8f Author: Duncan Laurie <dlaurie(a)chromium.org> Date: Thu Mar 7 14:20:13 2013 -0800 haswell: drop memory reservation for sandybridge GPU bug This is not needed in haswell. Change-Id: I23817c2e01be33855f9d5a5e389e8ccb7954c0e2 Signed-off-by: Duncan Laurie <dlaurie(a)chromium.org> Reviewed-on: http://review.coreboot.org/2847 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich(a)gmail.com> Build-Tested: build bot (Jenkins) at Wed Mar 20 00:14:07 2013, giving +1 Reviewed-By: Ronald G. Minnich <rminnich(a)gmail.com> at Wed Mar 20 04:17:24 2013, giving +2 See http://review.coreboot.org/2847 for details. -gerrit

1 0

Patch merged into coreboot/master: 2c3f161 Intel: Update CPU microcode for Sandybridge/Ivybridge CPUs
by gerrit＠coreboot.org 20 Mar '13

20 Mar '13

the following patch was just integrated into master: commit 2c3f16182523dbfd7b2ba490a93698377232ce57 Author: Stefan Reinauer <reinauer(a)chromium.org> Date: Tue Mar 19 13:46:03 2013 -0700 Intel: Update CPU microcode for Sandybridge/Ivybridge CPUs Using the CPU microcode update script and Intel's Linux* Processor Microcode Data File from 2013-02-22 Change-Id: I853e381240b539b204c653404ca3d46369109219 Signed-off-by: Stefan Reinauer <reinauer(a)google.com> Reviewed-on: http://review.coreboot.org/2846 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich(a)gmail.com> Build-Tested: build bot (Jenkins) at Wed Mar 20 00:00:24 2013, giving +1 Reviewed-By: Ronald G. Minnich <rminnich(a)gmail.com> at Wed Mar 20 04:16:11 2013, giving +2 See http://review.coreboot.org/2846 for details. -gerrit

1 0

Patch merged into coreboot/master: 511c4b7 Intel: Update CPU microcode for 1067x CPUs
by gerrit＠coreboot.org 20 Mar '13

20 Mar '13

the following patch was just integrated into master: commit 511c4b7f638a0f22761b135a42cba0a57fdb5e8f Author: Stefan Reinauer <reinauer(a)chromium.org> Date: Tue Mar 19 13:30:27 2013 -0700 Intel: Update CPU microcode for 1067x CPUs Using the CPU microcode update script and Intel's Linux* Processor Microcode Data File from 2013-02-22 Change-Id: I4585288905cf7374e671894ab37f125220ae535e Signed-off-by: Stefan Reinauer <reinauer(a)google.com> Reviewed-on: http://review.coreboot.org/2843 Tested-by: build bot (Jenkins) Reviewed-by: Ronald G. Minnich <rminnich(a)gmail.com> Build-Tested: build bot (Jenkins) at Tue Mar 19 23:28:25 2013, giving +1 Reviewed-By: Ronald G. Minnich <rminnich(a)gmail.com> at Wed Mar 20 04:15:16 2013, giving +2 See http://review.coreboot.org/2843 for details. -gerrit

1 0

Patch set updated for coreboot: 01fa7ad link/graphics: Add support for EDID
by Ronald G. Minnich 20 Mar '13

20 Mar '13

Ronald G. Minnich (rminnich(a)gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/2837 -gerrit commit 01fa7ad3b5a9ec3872e0c9d8f74f79f655073544 Author: Ronald G. Minnich <rminnich(a)google.com> Date: Wed Mar 13 14:35:01 2013 -0700 link/graphics: Add support for EDID This code is taken from an EDID reader written at Red Hat. The key function is int decode_edid(unsigned char *edid, int size, struct edid *out) Which takes a pointer to an EDID blob, and a size, and decodes it into a machine-independent format in out, which may be used for driving chipsets. The EDID blob might come for IO, or a compiled-in EDID BLOB, or CBFS. Also included are the changes needed to use the EDID code on Link. Change-Id: I66b275b8ed28fd77cfa5978bdec1eeef9e9425f1 Signed-off-by: Ronald G. Minnich <rminnich(a)google.com> Signed-off-by: Ronald G. Minnich <rminnich(a)gmail.com> --- src/include/edid.h | 66 ++ src/lib/Makefile.inc | 1 + src/lib/edid.c | 1388 ++++++++++++++++++++++++++++++++++++ src/mainboard/google/link/i915.c | 99 ++- src/mainboard/google/link/i915io.c | 665 ++++++++--------- 5 files changed, 1857 insertions(+), 362 deletions(-) diff --git a/src/include/edid.h b/src/include/edid.h new file mode 100644 index 0000000..6d76bb7 --- /dev/null +++ b/src/include/edid.h @@ -0,0 +1,66 @@ +/* + * This file is part of the coreboot project. + * + * Copyright 2013 Google Inc. + * + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License as published by + * the Free Software Foundation; version 2 of the License. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program; if not, write to the Free Software + * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA + */ + +#ifndef EDID_H +#define EDID_H + +/* structure for communicating EDID information from a raw EDID block to + * higher level functions. + * The size of the data types is not critical, so we leave them as + * unsigned int. We can move more into into this struct as needed. + */ + +struct edid { + char manuf_name[4]; + unsigned int model; + unsigned int serial; + unsigned int year; + unsigned int week; + unsigned int version[2]; + unsigned int nonconformant; + unsigned int type; + unsigned int bpp; + unsigned int voltage; + unsigned int sync; + unsigned int xsize_cm; + unsigned int ysize_cm; + /* used to compute timing for graphics chips. */ + unsigned char phsync; + unsigned char pvsync; + unsigned int ha; + unsigned int hbl; + unsigned int hso; + unsigned int hspw; + unsigned int hborder; + unsigned int va; + unsigned int vbl; + unsigned int vso; + unsigned int vspw; + unsigned int vborder; + /* it is unlikely we need these things. */ + /* if one of these is non-zero, use that one. */ + unsigned int aspect_landscape; + unsigned int aspect_portrait; + const char *range_class; + const char *syncmethod; + const char *stereo; +}; + +int decode_edid(unsigned char *edid, int size, struct edid *out); +#endif /* EDID_H */ diff --git a/src/lib/Makefile.inc b/src/lib/Makefile.inc index 160fce6..d08ee7a 100644 --- a/src/lib/Makefile.inc +++ b/src/lib/Makefile.inc @@ -82,6 +82,7 @@ ramstage-$(CONFIG_BOOTSPLASH) += jpeg.c ramstage-$(CONFIG_TRACE) += trace.c ramstage-$(CONFIG_COLLECT_TIMESTAMPS) += timestamp.c ramstage-$(CONFIG_COVERAGE) += libgcov.c +ramstage-$(CONFIG_MAINBOARD_DO_NATIVE_VGA_INIT) += edid.c ramstage-$(CONFIG_CONSOLE_NE2K) += ne2k.c diff --git a/src/lib/edid.c b/src/lib/edid.c new file mode 100644 index 0000000..460d68d --- /dev/null +++ b/src/lib/edid.c @@ -0,0 +1,1388 @@ +/* + * Copyright 2013 Google Inc. + * Copyright 2006-2012 Red Hat, Inc. + * + * Permission is hereby granted, free of charge, to any person obtaining a + * copy of this software and associated documentation files (the "Software"), + * to deal in the Software without restriction, including without limitation + * on the rights to use, copy, modify, merge, publish, distribute, sub + * license, and/or sell copies of the Software, and to permit persons to whom + * the Software is furnished to do so, subject to the following conditions: + * + * The above copyright notice and this permission notice (including the next + * paragraph) shall be included in all copies or substantial portions of the + * Software. + * + * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR + * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, + * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL + * THE AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER + * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN + * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. + */ +/* Author: Adam Jackson <ajax(a)nwnk.net> */ + +/* this is a pretty robust parser for EDID, and we're tasked with parsing + * an arbitrary panel. We will pass it a raw EDID block and a struct which + * it must fill in with values. The set of values we need is pretty limited + * at present. + */ + +#include <stddef.h> +#include <console/console.h> +#include <arch/io.h> +#include <arch/byteorder.h> +#include <stdint.h> +#include <string.h> +#include <stdlib.h> +#include <edid.h> + +static int claims_one_point_oh = 0; +static int claims_one_point_two = 0; +static int claims_one_point_three = 0; +static int claims_one_point_four = 0; +static int nonconformant_digital_display = 0; +static int nonconformant_extension = 0; +static int did_detailed_timing = 0; +static int has_name_descriptor = 0; +static int name_descriptor_terminated = 0; +static int has_range_descriptor = 0; +static int has_preferred_timing = 0; +static int has_valid_checksum = 0; +static int has_valid_cvt = 1; +static int has_valid_dummy_block = 1; +static int has_valid_week = 0; +static int has_valid_year = 0; +static int has_valid_detailed_blocks = 0; +static int has_valid_extension_count = 0; +static int has_valid_descriptor_ordering = 1; +static int has_valid_descriptor_pad = 1; +static int has_valid_range_descriptor = 1; +static int has_valid_max_dotclock = 1; +static int has_valid_string_termination = 1; +static int manufacturer_name_well_formed = 0; +static int seen_non_detailed_descriptor = 0; + +static int warning_excessive_dotclock_correction = 0; +static int warning_zero_preferred_refresh = 0; + +static int conformant = 1; + +static char *manufacturer_name(struct edid *out, unsigned char *x) +{ + out->manuf_name[0] = ((x[0] & 0x7C) >> 2) + '@'; + out->manuf_name[1] = ((x[0] & 0x03) << 3) + ((x[1] & 0xE0) >> 5) + '@'; + out->manuf_name[2] = (x[1] & 0x1F) + '@'; + out->manuf_name[3] = 0; + + if (isupper(out->manuf_name[0]) && + isupper(out->manuf_name[1]) && + isupper(out->manuf_name[2])) + manufacturer_name_well_formed = 1; + + return out->manuf_name; +} + +static int +detailed_cvt_descriptor(struct edid *out, unsigned char *x, int first) +{ + const unsigned char empty[3] = { 0, 0, 0 }; + const char *names[] = { "50", "60", "75", "85" }; + int width = 0, height = 0; + int valid = 1; + int fifty = 0, sixty = 0, seventyfive = 0, eightyfive = 0, reduced = 0; + + if (!first && !memcmp(x, empty, 3)) + return valid; + + height = x[0]; + height |= (x[1] & 0xf0) << 4; + height++; + height *= 2; + + switch (x[1] & 0x0c) { + case 0x00: + width = (height * 4) / 3; break; + case 0x04: + width = (height * 16) / 9; break; + case 0x08: + width = (height * 16) / 10; break; + case 0x0c: + width = (height * 15) / 9; break; + } + + if (x[1] & 0x03) + valid = 0; + if (x[2] & 0x80) + valid = 0; + if (!(x[2] & 0x1f)) + valid = 0; + + fifty = (x[2] & 0x10); + sixty = (x[2] & 0x08); + seventyfive = (x[2] & 0x04); + eightyfive = (x[2] & 0x02); + reduced = (x[2] & 0x01); + + if (!valid) { + printk(BIOS_SPEW, " (broken)\n"); + } else { + printk(BIOS_SPEW, " %dx%d @ ( %s%s%s%s%s) Hz (%s%s preferred)\n", + width, height, + fifty ? "50 " : "", + sixty ? "60 " : "", + seventyfive ? "75 " : "", + eightyfive ? "85 " : "", + reduced ? "60RB " : "", + names[(x[2] & 0x60) >> 5], + (((x[2] & 0x60) == 0x20) && reduced) ? "RB" : ""); + } + + return valid; +} + +static int isalnum(char x) +{ + if (x >= 'a' && x <= 'z') + return 1; + if (x >= 'A' && x <= 'Z') + return 1; + if (x >= '0' && x <= '9') + return 1; + return 0; + +} +/* extract a string from a detailed subblock, checking for termination */ +static char * +extract_string(unsigned char *x, int *valid_termination, int len) +{ + static char ret[128]; + int i, seen_newline = 0; + + memset(ret, 0, sizeof(ret)); + + for (i = 0; i < len; i++) { + if (isalnum(x[i])) { + ret[i] = x[i]; + } else if (!seen_newline) { + if (x[i] == 0x0a) { + seen_newline = 1; + } else { + *valid_termination = 0; + return ret; + } + } else { + if (x[i] != 0x20) { + *valid_termination = 0; + return ret; + } + } + } + + return ret; +} + +/* 1 means valid data */ +static int +detailed_block(struct edid *out, unsigned char *x, int in_extension) +{ + static unsigned char name[53]; + int i; +#if 1 + printk(BIOS_SPEW, "Hex of detail: "); + for (i = 0; i < 18; i++) + printk(BIOS_SPEW, "%02x", x[i]); + printk(BIOS_SPEW, "\n"); +#endif + + if (x[0] == 0 && x[1] == 0) { + /* Monitor descriptor block, not detailed timing descriptor. */ + if (x[2] != 0) { + /* 1.3, 3.10.3 */ + printk(BIOS_SPEW, "Monitor descriptor block has byte 2 nonzero (0x%02x)\n", + x[2]); + has_valid_descriptor_pad = 0; + } + if (x[3] != 0xfd && x[4] != 0x00) { + /* 1.3, 3.10.3 */ + printk(BIOS_SPEW, "Monitor descriptor block has byte 4 nonzero (0x%02x)\n", + x[4]); + has_valid_descriptor_pad = 0; + } + + seen_non_detailed_descriptor = 1; + if (x[3] <= 0xF) { + /* + * in principle we can decode these, if we know what they are. + * 0x0f seems to be common in laptop panels. + * 0x0e is used by EPI: http://www.epi-standard.org/ + */ + printk(BIOS_SPEW, "Manufacturer-specified data, tag %d\n", x[3]); + return 0; + } + switch (x[3]) { + case 0x10: + printk(BIOS_SPEW, "Dummy block\n"); + for (i = 5; i < 18; i++) + if (x[i] != 0x00) + has_valid_dummy_block = 0; + return 0; + case 0xF7: + /* TODO */ + printk(BIOS_SPEW, "Established timings III\n"); + return 0; + case 0xF8: + { + int valid_cvt = 1; /* just this block */ + printk(BIOS_SPEW, "CVT 3-byte code descriptor:\n"); + if (x[5] != 0x01) { + has_valid_cvt = 0; + return 0; + } + for (i = 0; i < 4; i++) + valid_cvt &= detailed_cvt_descriptor(out, x + 6 + (i * 3), (i == 0)); + has_valid_cvt &= valid_cvt; + return 0; + } + case 0xF9: + /* TODO */ + printk(BIOS_SPEW, "Color management data\n"); + return 0; + case 0xFA: + /* TODO */ + printk(BIOS_SPEW, "More standard timings\n"); + return 0; + case 0xFB: + /* TODO */ + printk(BIOS_SPEW, "Color point\n"); + return 0; + case 0xFC: + /* XXX should check for spaces after the \n */ + /* XXX check: terminated with 0x0A, padded with 0x20 */ + has_name_descriptor = 1; + if (strchr((char *)name, '\n')) return 0; + /* avoid strncat + strncat((char *)name, (char *)x + 5, 13); + */ + if (strchr((char *)name, '\n') || strchr((char *)x+5, '\n')) { + name_descriptor_terminated = 1; + /* later. + printk(BIOS_SPEW, "Monitor name: %s\n", + extract_string(name, &has_valid_string_termination, + strlen((char *)name))); + */ + } + return 0; + case 0xFD: + { + int h_max_offset = 0, h_min_offset = 0; + int v_max_offset = 0, v_min_offset = 0; + int is_cvt = 0; + has_range_descriptor = 1; + out->range_class = ""; + /* + * XXX todo: implement feature flags, vtd blocks + * XXX check: ranges are well-formed; block termination if no vtd + */ + if (claims_one_point_four) { + if (x[4] & 0x02) { + v_max_offset = 255; + if (x[4] & 0x01) { + v_min_offset = 255; + } + } + if (x[4] & 0x04) { + h_max_offset = 255; + if (x[4] & 0x03) { + h_min_offset = 255; + } + } + } else if (x[4]) { + has_valid_range_descriptor = 0; + } + + /* + * despite the values, this is not a bitfield. + */ + switch (x[10]) { + case 0x00: /* default gtf */ + out->range_class = "GTF"; + break; + case 0x01: /* range limits only */ + out->range_class = "bare limits"; + if (!claims_one_point_four) + has_valid_range_descriptor = 0; + break; + case 0x02: /* secondary gtf curve */ + out->range_class = "GTF with icing"; + break; + case 0x04: /* cvt */ + out->range_class = "CVT"; + is_cvt = 1; + if (!claims_one_point_four) + has_valid_range_descriptor = 0; + break; + default: /* invalid */ + has_valid_range_descriptor = 0; + out->range_class = "invalid"; + break; + } + + if (x[5] + v_min_offset > x[6] + v_max_offset) + has_valid_range_descriptor = 0; + if (x[7] + h_min_offset > x[8] + h_max_offset) + has_valid_range_descriptor = 0; + printk(BIOS_SPEW, "Monitor ranges (%s): %d-%dHz V, %d-%dkHz H", + out->range_class, + x[5] + v_min_offset, x[6] + v_max_offset, + x[7] + h_min_offset, x[8] + h_max_offset); + if (x[9]) + printk(BIOS_SPEW, ", max dotclock %dMHz\n", x[9] * 10); + else { + if (claims_one_point_four) + has_valid_max_dotclock = 0; + printk(BIOS_SPEW, "\n"); + } + + if (is_cvt) { + int max_h_pixels = 0; + + printk(BIOS_SPEW, "CVT version %d.%d\n", x[11] & 0xf0 >> 4, x[11] & 0x0f); + + if (x[12] & 0xfc) { + int raw_offset = (x[12] & 0xfc) >> 2; + printk(BIOS_SPEW, "Real max dotclock: %.2fMHz\n", + (x[9] * 10) - (raw_offset * 0.25)); + if (raw_offset >= 40) + warning_excessive_dotclock_correction = 1; + } + + max_h_pixels = x[12] & 0x03; + max_h_pixels <<= 8; + max_h_pixels |= x[13]; + max_h_pixels *= 8; + if (max_h_pixels) + printk(BIOS_SPEW, "Max active pixels per line: %d\n", max_h_pixels); + + printk(BIOS_SPEW, "Supported aspect ratios: %s %s %s %s %s\n", + x[14] & 0x80 ? "4:3" : "", + x[14] & 0x40 ? "16:9" : "", + x[14] & 0x20 ? "16:10" : "", + x[14] & 0x10 ? "5:4" : "", + x[14] & 0x08 ? "15:9" : ""); + if (x[14] & 0x07) + has_valid_range_descriptor = 0; + + printk(BIOS_SPEW, "Preferred aspect ratio: "); + switch((x[15] & 0xe0) >> 5) { + case 0x00: printk(BIOS_SPEW, "4:3"); break; + case 0x01: printk(BIOS_SPEW, "16:9"); break; + case 0x02: printk(BIOS_SPEW, "16:10"); break; + case 0x03: printk(BIOS_SPEW, "5:4"); break; + case 0x04: printk(BIOS_SPEW, "15:9"); break; + default: printk(BIOS_SPEW, "(broken)"); break; + } + printk(BIOS_SPEW, "\n"); + + if (x[15] & 0x04) + printk(BIOS_SPEW, "Supports CVT standard blanking\n"); + if (x[15] & 0x10) + printk(BIOS_SPEW, "Supports CVT reduced blanking\n"); + + if (x[15] & 0x07) + has_valid_range_descriptor = 0; + + if (x[16] & 0xf0) { + printk(BIOS_SPEW, "Supported display scaling:\n"); + if (x[16] & 0x80) + printk(BIOS_SPEW, " Horizontal shrink\n"); + if (x[16] & 0x40) + printk(BIOS_SPEW, " Horizontal stretch\n"); + if (x[16] & 0x20) + printk(BIOS_SPEW, " Vertical shrink\n"); + if (x[16] & 0x10) + printk(BIOS_SPEW, " Vertical stretch\n"); + } + + if (x[16] & 0x0f) + has_valid_range_descriptor = 0; + + if (x[17]) + printk(BIOS_SPEW, "Preferred vertical refresh: %d Hz\n", x[17]); + else + warning_zero_preferred_refresh = 1; + } + + /* + * Slightly weird to return a global, but I've never seen any + * EDID block wth two range descriptors, so it's harmless. + */ + return 0; + } + case 0xFE: + /* + * TODO: Two of these in a row, in the third and fourth slots, + * seems to be specified by SPWG: http://www.spwg.org/ + */ + printk(BIOS_SPEW, "ASCII string: %s\n", + extract_string(x + 5, &has_valid_string_termination, 13)); + return 0; + case 0xFF: + printk(BIOS_SPEW, "Serial number: %s\n", + extract_string(x + 5, &has_valid_string_termination, 13)); + return 0; + default: + printk(BIOS_SPEW, "Unknown monitor description type %d\n", x[3]); + return 0; + } + } + + if (seen_non_detailed_descriptor && !in_extension) { + has_valid_descriptor_ordering = 0; + } + + if (! did_detailed_timing){ + out->ha = (x[2] + ((x[4] & 0xF0) << 4)); + out->hbl = (x[3] + ((x[4] & 0x0F) << 8)); + out->hso = (x[8] + ((x[11] & 0xC0) << 2)); + out->hspw = (x[9] + ((x[11] & 0x30) << 4)); + out->hborder = x[15]; + out->va = (x[5] + ((x[7] & 0xF0) << 4)); + out->vbl = (x[6] + ((x[7] & 0x0F) << 8)); + out->vso = ((x[10] >> 4) + ((x[11] & 0x0C) << 2)); + out->vspw = ((x[10] & 0x0F) + ((x[11] & 0x03) << 4)); + out->vborder = x[16]; + printk(BIOS_SPEW, "Did detailed timing\n"); + } + did_detailed_timing = 1; + switch ((x[17] & 0x18) >> 3) { + case 0x00: + out->syncmethod = " analog composite"; + break; + case 0x01: + out->syncmethod = " bipolar analog composite"; + break; + case 0x02: + out->syncmethod = " digital composite"; + break; + case 0x03: + out->syncmethod = ""; + break; + } + out->pvsync = (x[17] & (1 << 2)) ? '+' : '-'; + out->phsync = (x[17] & (1 << 1)) ? '+' : '-'; + switch (x[17] & 0x61) { + case 0x20: + out->stereo = "field sequential L/R"; + break; + case 0x40: + out->stereo = "field sequential R/L"; + break; + case 0x21: + out->stereo = "interleaved right even"; + break; + case 0x41: + out->stereo = "interleaved left even"; + break; + case 0x60: + out->stereo = "four way interleaved"; + break; + case 0x61: + out->stereo = "side by side interleaved"; + break; + default: + out->stereo = ""; + break; + } + + printk(BIOS_SPEW, "Detailed mode (IN HEX): Clock %d0 KHz, %x mm x %x mm\n" + " %04x %04x %04x %04x hborder %x\n" + " %04x %04x %04x %04x vborder %x\n" + " %chsync %cvsync%s%s %s\n", + (x[0] + (x[1] << 8)), + (x[12] + ((x[14] & 0xF0) << 4)), + (x[13] + ((x[14] & 0x0F) << 8)), + out->ha, out->ha + out->hso, out->ha + out->hso + out->hspw, + out->ha + out->hbl, out->hborder, + out->va, out->va + out->vso, out->va + out->vso + out->vspw, + out->va + out->vbl, out->vborder, + out->phsync, out->pvsync, + out->syncmethod, x[17] & 0x80 ?" interlaced" : "", + out->stereo + ); + return 1; +} + +static int +do_checksum(unsigned char *x) +{ + printk(BIOS_SPEW, "Checksum: 0x%hx", x[0x7f]); + { + unsigned char sum = 0; + int i; + for (i = 0; i < 128; i++) + sum += x[i]; + if (sum) { + printk(BIOS_SPEW, " (should be 0x%hx)", (unsigned char)(x[0x7f] - sum)); + has_valid_checksum = 0; + } else { + has_valid_checksum = 1; + printk(BIOS_SPEW, " (valid)"); + } + } + printk(BIOS_SPEW, "\n"); + return has_valid_checksum; +} + +/* CEA extension */ + +static const char * +audio_format(unsigned char x) +{ + switch (x) { + case 0: return "RESERVED"; + case 1: return "Linear PCM"; + case 2: return "AC-3"; + case 3: return "MPEG 1 (Layers 1 & 2)"; + case 4: return "MPEG 1 Layer 3 (MP3)"; + case 5: return "MPEG2 (multichannel)"; + case 6: return "AAC"; + case 7: return "DTS"; + case 8: return "ATRAC"; + case 9: return "One Bit Audio"; + case 10: return "Dolby Digital+"; + case 11: return "DTS-HD"; + case 12: return "MAT (MLP)"; + case 13: return "DST"; + case 14: return "WMA Pro"; + case 15: return "RESERVED"; + } + return "BROKEN"; /* can't happen */ +} + +static void +cea_audio_block(unsigned char *x) +{ + int i, format; + int length = x[0] & 0x1f; + + if (length % 3) { + printk(BIOS_SPEW, "Broken CEA audio block length %d\n", length); + /* XXX non-conformant */ + return; + } + + for (i = 1; i < length; i += 3) { + format = (x[i] & 0x78) >> 3; + printk(BIOS_SPEW, " %s, max channels %d\n", audio_format(format), + x[i] & 0x07); + printk(BIOS_SPEW, " Supported sample rates (kHz):%s%s%s%s%s%s%s\n", + (x[i+1] & 0x40) ? " 192" : "", + (x[i+1] & 0x20) ? " 176.4" : "", + (x[i+1] & 0x10) ? " 96" : "", + (x[i+1] & 0x08) ? " 88.2" : "", + (x[i+1] & 0x04) ? " 48" : "", + (x[i+1] & 0x02) ? " 44.1" : "", + (x[i+1] & 0x01) ? " 32" : ""); + if (format == 1) { + printk(BIOS_SPEW, " Supported sample sizes (bits):%s%s%s\n", + (x[2] & 0x04) ? " 24" : "", + (x[2] & 0x02) ? " 20" : "", + (x[2] & 0x01) ? " 16" : ""); + } else if (format <= 8) { + printk(BIOS_SPEW, " Maximum bit rate: %d kHz\n", x[2] * 8); + } + } +} + +static void +cea_video_block(unsigned char *x) +{ + int i; + int length = x[0] & 0x1f; + + for (i = 1; i < length; i++) + printk(BIOS_SPEW," VIC %02d %s\n", x[i] & 0x7f, + x[i] & 0x80 ? "(native)" : ""); +} + +static void +cea_hdmi_block(struct edid *out, unsigned char *x) +{ + int length = x[0] & 0x1f; + + printk(BIOS_SPEW, " (HDMI)\n"); + printk(BIOS_SPEW, + " Source physical address %d.%d.%d.%d\n", + x[4] >> 4, x[4] & 0x0f, x[5] >> 4, x[5] & 0x0f); + + if (length > 5) { + if (x[6] & 0x80) + printk(BIOS_SPEW, " Supports_AI\n"); + if (x[6] & 0x40) + printk(BIOS_SPEW, " DC_48bit\n"); + if (x[6] & 0x20) + printk(BIOS_SPEW, " DC_36bit\n"); + if (x[6] & 0x10) + printk(BIOS_SPEW, " DC_30bit\n"); + if (x[6] & 0x08) + printk(BIOS_SPEW, " DC_Y444\n"); + /* two reserved */ + if (x[6] & 0x01) + printk(BIOS_SPEW, " DVI_Dual\n"); + } + + if (length > 6) + printk(BIOS_SPEW, " Maximum TMDS clock: %dMHz\n", x[7] * 5); + + /* XXX the walk here is really ugly, and needs to be length-checked */ + if (length > 7) { + int b = 0; + + if (x[8] & 0x80) { + printk(BIOS_SPEW, " Video latency: %d\n", x[9 + b]); + printk(BIOS_SPEW, " Audio latency: %d\n", x[10 + b]); + b += 2; + } + + if (x[8] & 0x40) { + printk(BIOS_SPEW, " Interlaced video latency: %d\n", x[9 + b]); + printk(BIOS_SPEW, " Interlaced audio latency: %d\n", x[10 + b]); + b += 2; + } + + if (x[8] & 0x20) { + int mask = 0, formats = 0; + int len_xx, len_3d; + printk(BIOS_SPEW, " Extended HDMI video details:\n"); + if (x[9 + b] & 0x80) + printk(BIOS_SPEW, " 3D present\n"); + if ((x[9 + b] & 0x60) == 0x20) { + printk(BIOS_SPEW, " All advertised VICs are 3D-capable\n"); + formats = 1; + } + if ((x[9 + b] & 0x60) == 0x40) { + printk(BIOS_SPEW, " 3D-capable-VIC mask present\n"); + formats = 1; + mask = 1; + } + switch (x[9 + b] & 0x18) { + case 0x00: break; + case 0x08: + printk(BIOS_SPEW, " Base EDID image size is aspect ratio\n"); + break; + case 0x10: + printk(BIOS_SPEW, " Base EDID image size is in units of 1cm\n"); + break; + case 0x18: + printk(BIOS_SPEW, " Base EDID image size is in units of 5cm\n"); + break; + } + len_xx = (x[10 + b] & 0xe0) >> 5; + len_3d = (x[10 + b] & 0x1f) >> 0; + b += 2; + + if (len_xx) { + printk(BIOS_SPEW, " Skipping %d bytes that HDMI refuses to publicly" + " document\n", len_xx); + b += len_xx; + } + + if (len_3d) { + if (formats) { + if (x[9 + b] & 0x01) + printk(BIOS_SPEW, " Side-by-side 3D supported\n"); + if (x[10 + b] & 0x40) + printk(BIOS_SPEW, " Top-and-bottom 3D supported\n"); + if (x[10 + b] & 0x01) + printk(BIOS_SPEW, " Frame-packing 3D supported\n"); + b += 2; + } + if (mask) { + int i; + printk(BIOS_SPEW, " 3D VIC indices:"); + /* worst bit ordering ever */ + for (i = 0; i < 8; i++) + if (x[10 + b] & (1 << i)) + printk(BIOS_SPEW, " %d", i); + for (i = 0; i < 8; i++) + if (x[9 + b] & (1 << i)) + printk(BIOS_SPEW, " %d", i + 8); + printk(BIOS_SPEW, "\n"); + b += 2; + } + + /* + * XXX list of nibbles: + * 2D_VIC_Order_X + * 3D_Structure_X + * (optionally: 3D_Detail_X and reserved) + */ + } + + } + } +} + +static void +cea_block(struct edid *out, unsigned char *x) +{ + unsigned int oui; + + switch ((x[0] & 0xe0) >> 5) { + case 0x01: + printk(BIOS_SPEW, " Audio data block\n"); + cea_audio_block(x); + break; + case 0x02: + printk(BIOS_SPEW, " Video data block\n"); + cea_video_block(x); + break; + case 0x03: + /* yes really, endianness lols */ + oui = (x[3] << 16) + (x[2] << 8) + x[1]; + printk(BIOS_SPEW, " Vendor-specific data block, OUI %06x", oui); + if (oui == 0x000c03) + cea_hdmi_block(out, x); + else + printk(BIOS_SPEW, "\n"); + break; + case 0x04: + printk(BIOS_SPEW, " Speaker allocation data block\n"); + break; + case 0x05: + printk(BIOS_SPEW, " VESA DTC data block\n"); + break; + case 0x07: + printk(BIOS_SPEW, " Extended tag: "); + switch (x[1]) { + case 0x00: + printk(BIOS_SPEW, "video capability data block\n"); + break; + case 0x01: + printk(BIOS_SPEW, "vendor-specific video data block\n"); + break; + case 0x02: + printk(BIOS_SPEW, "VESA video display device information data block\n"); + break; + case 0x03: + printk(BIOS_SPEW, "VESA video data block\n"); + break; + case 0x04: + printk(BIOS_SPEW, "HDMI video data block\n"); + break; + case 0x05: + printk(BIOS_SPEW, "Colorimetry data block\n"); + break; + case 0x10: + printk(BIOS_SPEW, "CEA miscellaneous audio fields\n"); + break; + case 0x11: + printk(BIOS_SPEW, "Vendor-specific audio data block\n"); + break; + case 0x12: + printk(BIOS_SPEW, "HDMI audio data block\n"); + break; + default: + if (x[1] >= 6 && x[1] <= 15) + printk(BIOS_SPEW, "Reserved video block (%02x)\n", x[1]); + else if (x[1] >= 19 && x[1] <= 31) + printk(BIOS_SPEW, "Reserved audio block (%02x)\n", x[1]); + else + printk(BIOS_SPEW, "Unknown (%02x)\n", x[1]); + break; + } + break; + default: + { + int tag = (*x & 0xe0) >> 5; + int length = *x & 0x1f; + printk(BIOS_SPEW, + " Unknown tag %d, length %d (raw %02x)\n", tag, length, *x); + break; + } + } +} + +static int +parse_cea(struct edid *out, unsigned char *x) +{ + int ret = 0; + int version = x[1]; + int offset = x[2]; + unsigned char *detailed; + + if (version >= 1) do { + if (version == 1 && x[3] != 0) + ret = 1; + + if (offset < 4) + break; + + if (version < 3) { + printk(BIOS_SPEW, "%d 8-byte timing descriptors\n", (offset - 4) / 8); + if (offset - 4 > 0) + /* do stuff */ ; + } else if (version == 3) { + int i; + printk(BIOS_SPEW, "%d bytes of CEA data\n", offset - 4); + for (i = 4; i < offset; i += (x[i] & 0x1f) + 1) { + cea_block(out, x + i); + } + } + + if (version >= 2) { + if (x[3] & 0x80) + printk(BIOS_SPEW, "Underscans PC formats by default\n"); + if (x[3] & 0x40) + printk(BIOS_SPEW, "Basic audio support\n"); + if (x[3] & 0x20) + printk(BIOS_SPEW, "Supports YCbCr 4:4:4\n"); + if (x[3] & 0x10) + printk(BIOS_SPEW, "Supports YCbCr 4:2:2\n"); + printk(BIOS_SPEW, "%d native detailed modes\n", x[3] & 0x0f); + } + + for (detailed = x + offset; detailed + 18 < x + 127; detailed += 18) + if (detailed[0]) + detailed_block(out, detailed, 1); + } while (0); + + do_checksum(x); + + return ret; +} + +/* generic extension code */ + +static void +extension_version(struct edid *out, unsigned char *x) +{ + printk(BIOS_SPEW, "Extension version: %d\n", x[1]); +} + +static int +parse_extension(struct edid *out, unsigned char *x) +{ + int conformant_extension = 0; + printk(BIOS_SPEW, "\n"); + + switch(x[0]) { + case 0x02: + printk(BIOS_SPEW, "CEA extension block\n"); + extension_version(out, x); + conformant_extension = parse_cea(out, x); + break; + case 0x10: printk(BIOS_SPEW, "VTB extension block\n"); break; + case 0x40: printk(BIOS_SPEW, "DI extension block\n"); break; + case 0x50: printk(BIOS_SPEW, "LS extension block\n"); break; + case 0x60: printk(BIOS_SPEW, "DPVL extension block\n"); break; + case 0xF0: printk(BIOS_SPEW, "Block map\n"); break; + case 0xFF: printk(BIOS_SPEW, "Manufacturer-specific extension block\n"); + default: + printk(BIOS_SPEW, "Unknown extension block\n"); + break; + } + + printk(BIOS_SPEW, "\n"); + + return conformant_extension; +} + +static const struct { + int x, y, refresh; +} established_timings[] = { + /* 0x23 bit 7 - 0 */ + {720, 400, 70}, + {720, 400, 88}, + {640, 480, 60}, + {640, 480, 67}, + {640, 480, 72}, + {640, 480, 75}, + {800, 600, 56}, + {800, 600, 60}, + /* 0x24 bit 7 - 0 */ + {800, 600, 72}, + {800, 600, 75}, + {832, 624, 75}, + {1280, 768, 87}, + {1024, 768, 60}, + {1024, 768, 70}, + {1024, 768, 75}, + {1280, 1024, 75}, + /* 0x25 bit 7*/ + {1152, 870, 75}, +}; + +static void print_subsection(const char *name, unsigned char *edid, int start, + int end) +{ + int i; + + printk(BIOS_SPEW, "%s:", name); + for (i = strlen(name); i < 15; i++) + printk(BIOS_SPEW, " "); + for (i = start; i <= end; i++) + printk(BIOS_SPEW, " %02x", edid[i]); + printk(BIOS_SPEW, "\n"); +} + +static void dump_breakdown(unsigned char *edid) +{ + printk(BIOS_SPEW, "Extracted contents:\n"); + print_subsection("header", edid, 0, 7); + print_subsection("serial number", edid, 8, 17); + print_subsection("version", edid,18, 19); + print_subsection("basic params", edid, 20, 24); + print_subsection("chroma info", edid, 25, 34); + print_subsection("established", edid, 35, 37); + print_subsection("standard", edid, 38, 53); + print_subsection("descriptor 1", edid, 54, 71); + print_subsection("descriptor 2", edid, 72, 89); + print_subsection("descriptor 3", edid, 90, 107); + print_subsection("descriptor 4", edid, 108, 125); + print_subsection("extensions", edid, 126, 126); + print_subsection("checksum", edid, 127, 127); + printk(BIOS_SPEW, "\n"); +} + +/* + * Given a raw edid bloc, decode it into a form + * that other parts of coreboot can use -- mainly + * graphics bringup functions. The raw block is + * required to be 128 bytes long, per the standard, + * but we have no way of checking this minimum length. + * We accept what we are given. + */ +int decode_edid(unsigned char *edid, int size, struct edid *out) +{ + int analog, i; + + dump_breakdown(edid); + + if (!edid || memcmp(edid, "\x00\xFF\xFF\xFF\xFF\xFF\xFF\x00", 8)) { + printk(BIOS_SPEW, "No header found\n"); + return 1; + } + memset(out, 0, sizeof(*out)); + manufacturer_name(out, edid + 0x08); + out->model = (unsigned short)(edid[0x0A] + (edid[0x0B] << 8)); + out->serial = (unsigned int)(edid[0x0C] + (edid[0x0D] << 8) + + (edid[0x0E] << 16) + (edid[0x0F] << 24)); + + printk(BIOS_SPEW, "Manufacturer: %s Model %x Serial Number %u\n", + out->manuf_name, + (unsigned short)(edid[0x0A] + (edid[0x0B] << 8)), + (unsigned int)(edid[0x0C] + (edid[0x0D] << 8) + + (edid[0x0E] << 16) + (edid[0x0F] << 24))); + /* XXX need manufacturer ID table */ + + if (edid[0x10] < 55 || edid[0x10] == 0xff) { + has_valid_week = 1; + if (edid[0x11] > 0x0f) { + if (edid[0x10] == 0xff) { + has_valid_year = 1; + printk(BIOS_SPEW, "Made week %hd of model year %hd\n", edid[0x10], + edid[0x11]); + out->week = edid[0x10]; + out->year = edid[0x11]; + } else { + /* we know it's at least 2013, when this code was written */ + if (edid[0x11] + 90 <= 2013) { + has_valid_year = 1; + printk(BIOS_SPEW, "Made week %hd of %hd\n", + edid[0x10], edid[0x11] + 1990); + out->week = edid[0x10]; + out->year = edid[0x11] + 1990; + } + } + } + } + + + printk(BIOS_SPEW, "EDID version: %hd.%hd\n", edid[0x12], edid[0x13]); + out->version[0] = edid[0x12]; + out->version[1] = edid[0x13]; + + if (edid[0x12] == 1) { + if (edid[0x13] > 4) { + printk(BIOS_SPEW, "Claims > 1.4, assuming 1.4 conformance\n"); + edid[0x13] = 4; + } + switch (edid[0x13]) { + case 4: + claims_one_point_four = 1; + case 3: + claims_one_point_three = 1; + case 2: + claims_one_point_two = 1; + default: + break; + } + claims_one_point_oh = 1; + } + + /* display section */ + + if (edid[0x14] & 0x80) { + int conformance_mask; + analog = 0; + printk(BIOS_SPEW, "Digital display\n"); + if (claims_one_point_four) { + conformance_mask = 0; + if ((edid[0x14] & 0x70) == 0x00) + printk(BIOS_SPEW, "Color depth is undefined\n"); + else if ((edid[0x14] & 0x70) == 0x70) + nonconformant_digital_display = 1; + else + printk(BIOS_SPEW, "%d bits per primary color channel\n", + ((edid[0x14] & 0x70) >> 3) + 4); + out->bpp = ((edid[0x14] & 0x70) >> 3) + 4; + + switch (edid[0x14] & 0x0f) { + case 0x00: printk(BIOS_SPEW, "Digital interface is not defined\n"); break; + case 0x01: printk(BIOS_SPEW, "DVI interface\n"); break; + case 0x02: printk(BIOS_SPEW, "HDMI-a interface\n"); break; + case 0x03: printk(BIOS_SPEW, "HDMI-b interface\n"); break; + case 0x04: printk(BIOS_SPEW, "MDDI interface\n"); break; + case 0x05: printk(BIOS_SPEW, "DisplayPort interface\n"); break; + default: + nonconformant_digital_display = 1; + } + out->type = edid[0x14] & 0x0f; + } else if (claims_one_point_two) { + conformance_mask = 0x7E; + if (edid[0x14] & 0x01) { + printk(BIOS_SPEW, "DFP 1.x compatible TMDS\n"); + } + } else + conformance_mask = 0x7F; + + if (!nonconformant_digital_display) + nonconformant_digital_display = edid[0x14] & conformance_mask; + out->nonconformant = nonconformant_digital_display; + } else { + analog = 1; + int voltage = (edid[0x14] & 0x60) >> 5; + int sync = (edid[0x14] & 0x0F); + out->voltage = voltage; + out->sync = sync; + + printk(BIOS_SPEW, "Analog display, Input voltage level: %s V\n", + voltage == 3 ? "0.7/0.7" : + voltage == 2 ? "1.0/0.4" : + voltage == 1 ? "0.714/0.286" : + "0.7/0.3"); + + if (claims_one_point_four) { + if (edid[0x14] & 0x10) + printk(BIOS_SPEW, "Blank-to-black setup/pedestal\n"); + else + printk(BIOS_SPEW, "Blank level equals black level\n"); + } else if (edid[0x14] & 0x10) { + /* + * XXX this is just the X text. 1.3 says "if set, display expects + * a blank-to-black setup or pedestal per appropriate Signal + * Level Standard". Whatever _that_ means. + */ + printk(BIOS_SPEW, "Configurable signal levels\n"); + } + + printk(BIOS_SPEW, "Sync: %s%s%s%s\n", sync & 0x08 ? "Separate " : "", + sync & 0x04 ? "Composite " : "", + sync & 0x02 ? "SyncOnGreen " : "", + sync & 0x01 ? "Serration " : ""); + } + + + if (edid[0x15] && edid[0x16]) { + printk(BIOS_SPEW, "Maximum image size: %d cm x %d cm\n", + edid[0x15], edid[0x16]); + out->xsize_cm = edid[0x15]; + out->ysize_cm = edid[0x16]; + } else if (claims_one_point_four && (edid[0x15] || edid[0x16])) { + if (edid[0x15]) { + printk(BIOS_SPEW, "Aspect ratio is %f (landscape)\n", + 100.0/(edid[0x16] + 99)); + /* truncated to integer %. We try to avoid floating point */ + out->aspect_landscape = 10000 /(edid[0x16] + 99); + } else { + printk(BIOS_SPEW, "Aspect ratio is %f (portrait)\n", + 100.0/(edid[0x15] + 99)); + out->aspect_portrait = 10000 /(edid[0x16] + 99); + } + } else { + /* Either or both can be zero for 1.3 and before */ + printk(BIOS_SPEW, "Image size is variable\n"); + } + + if (edid[0x17] == 0xff) { + if (claims_one_point_four) + printk(BIOS_SPEW, "Gamma is defined in an extension block\n"); + else + /* XXX Technically 1.3 doesn't say this... */ + printk(BIOS_SPEW, "Gamma: 1.0\n"); + } else printk(BIOS_SPEW, "Gamma: %d%%\n", ((edid[0x17] + 100))); + printk(BIOS_SPEW, "Check DPMS levels\n"); + if (edid[0x18] & 0xE0) { + printk(BIOS_SPEW, "DPMS levels:"); + if (edid[0x18] & 0x80) printk(BIOS_SPEW, " Standby"); + if (edid[0x18] & 0x40) printk(BIOS_SPEW, " Suspend"); + if (edid[0x18] & 0x20) printk(BIOS_SPEW, " Off"); + printk(BIOS_SPEW, "\n"); + } + +/* FIXME: this is from 1.4 spec, check earlier */ + if (analog) { + switch (edid[0x18] & 0x18) { + case 0x00: printk(BIOS_SPEW, "Monochrome or grayscale display\n"); break; + case 0x08: printk(BIOS_SPEW, "RGB color display\n"); break; + case 0x10: printk(BIOS_SPEW, "Non-RGB color display\n"); break; + case 0x18: printk(BIOS_SPEW, "Undefined display color type\n"); + } + } else { + printk(BIOS_SPEW, "Supported color formats: RGB 4:4:4"); + if (edid[0x18] & 0x10) + printk(BIOS_SPEW, ", YCrCb 4:4:4"); + if (edid[0x18] & 0x08) + printk(BIOS_SPEW, ", YCrCb 4:2:2"); + printk(BIOS_SPEW, "\n"); + } + + if (edid[0x18] & 0x04) + printk(BIOS_SPEW, "Default (sRGB) color space is primary color space\n"); + if (edid[0x18] & 0x02) { + printk(BIOS_SPEW, "First detailed timing is preferred timing\n"); + has_preferred_timing = 1; + } + if (edid[0x18] & 0x01) + printk(BIOS_SPEW, "Supports GTF timings within operating range\n"); + + /* XXX color section */ + + printk(BIOS_SPEW, "Established timings supported:\n"); + /* it's not yet clear we want all this stuff in the edid struct. + * Let's wait. + */ + for (i = 0; i < 17; i++) { + if (edid[0x23 + i / 8] & (1 << (7 - i % 8))) { + printk(BIOS_SPEW, " %dx%d@%dHz\n", established_timings[i].x, + established_timings[i].y, established_timings[i].refresh); + } + } + + printk(BIOS_SPEW, "Standard timings supported:\n"); + for (i = 0; i < 8; i++) { + uint8_t b1 = edid[0x26 + i * 2], b2 = edid[0x26 + i * 2 + 1]; + unsigned int x, y, refresh; + + if (b1 == 0x01 && b2 == 0x01) + continue; + + if (b1 == 0) { + printk(BIOS_SPEW, "non-conformant standard timing (0 horiz)\n"); + continue; + } + x = (b1 + 31) * 8; + switch ((b2 >> 6) & 0x3) { + case 0x00: + if (claims_one_point_three) + y = x * 10 / 16; + else + y = x; + break; + case 0x01: + y = x * 3 / 4; + break; + case 0x02: + y = x * 4 / 5; + break; + case 0x03: + y = x * 9 / 16; + break; + } + refresh = 60 + (b2 & 0x3f); + + printk(BIOS_SPEW, " %dx%d@%dHz\n", x, y, refresh); + } + + /* detailed timings */ + printk(BIOS_SPEW, "Detailed timings\n"); + has_valid_detailed_blocks = detailed_block(out, edid + 0x36, 0); + if (has_preferred_timing && !did_detailed_timing) + has_preferred_timing = 0; /* not really accurate... */ + has_valid_detailed_blocks &= detailed_block(out, edid + 0x48, 0); + has_valid_detailed_blocks &= detailed_block(out, edid + 0x5A, 0); + has_valid_detailed_blocks &= detailed_block(out, edid + 0x6C, 0); + + /* check this, 1.4 verification guide says otherwise */ + if (edid[0x7e]) { + printk(BIOS_SPEW, "Has %d extension blocks\n", edid[0x7e]); + /* 2 is impossible because of the block map */ + if (edid[0x7e] != 2) + has_valid_extension_count = 1; + } else { + has_valid_extension_count = 1; + } + + printk(BIOS_SPEW, "Checksum\n"); + do_checksum(edid); + for(i = 0; i < size; i += 128) + nonconformant_extension = parse_extension(out, &edid[i]); +/* + x = edid; + for (edid_lines /= 8; edid_lines > 1; edid_lines--) { + x += 128; + nonconformant_extension += parse_extension(x); + } +*/ + + if (claims_one_point_three) { + if (nonconformant_digital_display || + !has_valid_string_termination || + !has_valid_descriptor_pad || + !has_name_descriptor || + !name_descriptor_terminated || + !has_preferred_timing || + !has_range_descriptor) + conformant = 0; + if (!conformant) + printk(BIOS_ERR, "EDID block does NOT conform to EDID 1.3!\n"); + if (nonconformant_digital_display) + printk(BIOS_ERR, "\tDigital display field contains garbage: %x\n", + nonconformant_digital_display); + if (!has_name_descriptor) + printk(BIOS_ERR, "\tMissing name descriptor\n"); + else if (!name_descriptor_terminated) + printk(BIOS_ERR, "\tName descriptor not terminated with a newline\n"); + if (!has_preferred_timing) + printk(BIOS_ERR, "\tMissing preferred timing\n"); + if (!has_range_descriptor) + printk(BIOS_ERR, "\tMissing monitor ranges\n"); + if (!has_valid_descriptor_pad) /* Might be more than just 1.3 */ + printk(BIOS_ERR, "\tInvalid descriptor block padding\n"); + if (!has_valid_string_termination) /* Likewise */ + printk(BIOS_ERR, "\tDetailed block string not properly terminated\n"); + } else if (claims_one_point_two) { + if (nonconformant_digital_display || + (has_name_descriptor && !name_descriptor_terminated)) + conformant = 0; + if (!conformant) + printk(BIOS_ERR, "EDID block does NOT conform to EDID 1.2!\n"); + if (nonconformant_digital_display) + printk(BIOS_ERR, "\tDigital display field contains garbage: %x\n", + nonconformant_digital_display); + if (has_name_descriptor && !name_descriptor_terminated) + printk(BIOS_ERR, "\tName descriptor not terminated with a newline\n"); + } else if (claims_one_point_oh) { + if (seen_non_detailed_descriptor) + conformant = 0; + if (!conformant) + printk(BIOS_ERR, "EDID block does NOT conform to EDID 1.0!\n"); + if (seen_non_detailed_descriptor) + printk(BIOS_ERR, "\tHas descriptor blocks other than detailed timings\n"); + } + + if (nonconformant_extension || + !has_valid_checksum || + !has_valid_cvt || + !has_valid_year || + !has_valid_week || + !has_valid_detailed_blocks || + !has_valid_dummy_block || + !has_valid_extension_count || + !has_valid_descriptor_ordering || + !has_valid_range_descriptor || + !manufacturer_name_well_formed) { + conformant = 0; + printk(BIOS_ERR, "EDID block does not conform at all!\n"); + if (nonconformant_extension) + printk(BIOS_ERR, "\tHas %d nonconformant extension block(s)\n", + nonconformant_extension); + if (!has_valid_checksum) + printk(BIOS_ERR, "\tBlock has broken checksum\n"); + if (!has_valid_cvt) + printk(BIOS_ERR, "\tBroken 3-byte CVT blocks\n"); + if (!has_valid_year) + printk(BIOS_ERR, "\tBad year of manufacture\n"); + if (!has_valid_week) + printk(BIOS_ERR, "\tBad week of manufacture\n"); + if (!has_valid_detailed_blocks) + printk(BIOS_ERR, "\tDetailed blocks filled with garbage\n"); + if (!has_valid_dummy_block) + printk(BIOS_ERR, "\tDummy block filled with garbage\n"); + if (!has_valid_extension_count) + printk(BIOS_ERR, "\tImpossible extension block count\n"); + if (!manufacturer_name_well_formed) + printk(BIOS_ERR, "\tManufacturer name field contains garbage\n"); + if (!has_valid_descriptor_ordering) + printk(BIOS_ERR, "\tInvalid detailed timing descriptor ordering\n"); + if (!has_valid_range_descriptor) + printk(BIOS_ERR, "\tRange descriptor contains garbage\n"); + if (!has_valid_max_dotclock) + printk(BIOS_ERR, "\tEDID 1.4 block does not set max dotclock\n"); + } + + if (warning_excessive_dotclock_correction) + printk(BIOS_ERR, + "Warning: CVT block corrects dotclock by more than 9.75MHz\n"); + if (warning_zero_preferred_refresh) + printk(BIOS_ERR, + "Warning: CVT block does not set preferred refresh rate\n"); + return !conformant; + } + +/* + * Notes on panel extensions: (TODO, implement me in the code) + * + * EPI: http://www.epi-standard.org/fileadmin/spec/EPI_Specification1.0.pdf + * at offset 0x6c (fourth detailed block): (all other bits reserved) + * 0x6c: 00 00 00 0e 00 + * 0x71: bit 6-5: data color mapping (00 conventional/fpdi/vesa, 01 openldi) + * bit 4-3: pixels per clock (00 1, 01 2, 10 4, 11 reserved) + * bit 2-0: bits per pixel (000 18, 001 24, 010 30, else reserved) + * 0x72: bit 5: FPSCLK polarity (0 normal 1 inverted) + * bit 4: DE polarity (0 high active 1 low active) + * bit 3-0: interface (0000 LVDS TFT + * 0001 mono STN 4/8bit + * 0010 color STN 8/16 bit + * 0011 18 bit tft + * 0100 24 bit tft + * 0101 tmds + * else reserved) + * 0x73: bit 1: horizontal display mode (0 normal 1 right/left reverse) + * bit 0: vertical display mode (0 normal 1 up/down reverse) + * 0x74: bit 7-4: total poweroff seq delay (0000 vga controller default + * else time in 10ms (10ms to 150ms)) + * bit 3-0: total poweron seq delay (as above) + * 0x75: contrast power on/off seq delay, same as 0x74 + * 0x76: bit 7: backlight control enable (1 means this field is valid) + * bit 6: backlight enabled at boot (0 on 1 off) + * bit 5-0: backlight brightness control steps (0..63) + * 0x77: bit 7: contrast control, same bit pattern as 0x76 except bit 6 resvd + * 0x78 - 0x7c: reserved + * 0x7d: bit 7-4: EPI descriptor major version (1) + * bit 3-0: EPI descriptor minor version (0) + * + * ---- + * + * SPWG: http://www.spwg.org/spwg_spec_version3.8_3-14-2007.pdf + * + * Since these are "dummy" blocks, terminate with 0a 20 20 20 ... as usual + * + * detailed descriptor 3: + * 0x5a - 0x5e: 00 00 00 fe 00 + * 0x5f - 0x63: PC maker part number + * 0x64: LCD supplier revision # + * 0x65 - 0x6b: manufacturer part number + * + * detailed descriptor 4: + * 0x6c - 0x70: 00 00 00 fe 00 + * 0x71 - 0x78: smbus nits values (whut) + * 0x79: number of lvds channels (1 or 2) + * 0x7A: panel self test (1 if present) + * and then dummy terminator + * + * SPWG also says something strange about the LSB of detailed descriptor 1: + * "LSB is set to "1" if panel is DE-timing only. H/V can be ignored." + */ diff --git a/src/mainboard/google/link/i915.c b/src/mainboard/google/link/i915.c index f36c85f..810f075 100644 --- a/src/mainboard/google/link/i915.c +++ b/src/mainboard/google/link/i915.c @@ -45,6 +45,7 @@ #include <cpu/x86/mtrr.h> #include <cpu/amd/mtrr.h> #include <cpu/x86/msr.h> +#include <edid.h> #include "i915io.h" enum { @@ -59,6 +60,18 @@ static unsigned short addrport; static unsigned short dataport; static unsigned int physbase; extern int oprom_is_loaded; +static u32 htotal, hblank, hsync, vtotal, vblank, vsync; + +const u32 link_edid_data[] = { + 0xffffff00, 0x00ffffff, 0x0379e430, 0x00000000, + 0x04011500, 0x96121ba5, 0xa2d54f02, 0x26935259, + 0x00545017, 0x01010000, 0x01010101, 0x01010101, + 0x01010101, 0x6f6d0101, 0xa4a0a000, 0x20306031, + 0xb510003a, 0x19000010, 0x00000000, 0x00000000, + 0x00000000, 0x00000000, 0x00000000, 0x4c00fe00, + 0x69442047, 0x616c7073, 0x20200a79, 0xfe000000, + 0x31504c00, 0x45513932, 0x50532d31, 0x24003141, +}; #define READ32(addr) io_i915_READ32(addr) #define WRITE32(val, addr) io_i915_WRITE32(val, addr) @@ -90,27 +103,27 @@ void io_i915_WRITE32(unsigned long val, unsigned long addr) /* -2560 -4 words per -4 *p -10240 -4k bytes per page -4096/p -2.50 -1700 lines -1700 * p -4250.00 -PTEs + 2560 + 4 words per + 4 *p + 10240 + 4k bytes per page + 4096/p + 2.50 + 1700 lines + 1700 * p + 4250.00 + PTEs */ static void setgtt(int start, int end, unsigned long base, int inc) { - int i; + int i; - for (i = start; i < end; i++){ - u32 word = base + i*inc; - WRITE32(word|1,(i*4)|1); - } + for(i = start; i < end; i++){ + u32 word = base + i*inc; + WRITE32(word|1,(i*4)|1); + } } static unsigned long tickspermicrosecond = 1795; @@ -178,12 +191,14 @@ static int run(int index) int i, prev = 0; struct iodef *id, *lastidread = 0; unsigned long u, t; + if (index >= niodefs) + return index; /* state machine! */ for(i = index, id = &iodefs[i]; id->op; i++, id++){ switch(id->op){ case M: if (verbose & vmsg) printk(BIOS_SPEW, "%ld: %s\n", - globalmicroseconds(), id->msg); + globalmicroseconds(), id->msg); break; case P: palette(); @@ -213,11 +228,11 @@ static int run(int index) if (verbose & vio) printk(BIOS_SPEW, "PCH_PP_CONTROL\n"); switch(id->data & 0xf){ - case 8: break; - case 7: break; - default: udelay(100000); - if (verbose & vio) - printk(BIOS_SPEW, "U %d\n", 100000); + case 8: break; + case 7: break; + default: udelay(100000); + if (verbose & vio) + printk(BIOS_SPEW, "U %d\n", 100000); } } break; @@ -248,11 +263,13 @@ static int run(int index) } int i915lightup(unsigned int physbase, unsigned int iobase, unsigned int mmio, - unsigned int gfx); + unsigned int gfx); int i915lightup(unsigned int pphysbase, unsigned int piobase, - unsigned int pmmio, unsigned int pgfx) + unsigned int pmmio, unsigned int pgfx) { + static struct edid edid; + int index; u32 auxin[16], auxout[16]; mmio = (void *)pmmio; @@ -260,13 +277,35 @@ int i915lightup(unsigned int pphysbase, unsigned int piobase, dataport = addrport + 4; physbase = pphysbase; graphics = pgfx; - printk(BIOS_SPEW, - "i915lightup: graphics %p mmio %p" + printk(BIOS_SPEW, "i915lightup: graphics %p mmio %p" "addrport %04x physbase %08x\n", - (void *)graphics, mmio, addrport, physbase); + (void *)graphics, mmio, addrport, physbase); globalstart = rdtscll(); + + decode_edid((unsigned char *)&link_edid_data, sizeof(link_edid_data), &edid); + + htotal = (edid.ha - 1) | ((edid.ha + edid.hbl- 1) << 16); + printk(BIOS_SPEW, "I915_WRITE(HTOTAL(pipe), %08x)\n", htotal); + + hblank = (edid.ha - 1) | ((edid.ha + edid.hbl- 1) << 16); + printk(BIOS_SPEW, "I915_WRITE(HBLANK(pipe),0x%08x)\n", hblank); + + hsync = (edid.ha + edid.hso - 1) | + ((edid.ha + edid.hso + edid.hspw- 1) << 16); + printk(BIOS_SPEW, "I915_WRITE(HSYNC(pipe),0x%08x)\n", hsync); + + vtotal = (edid.va - 1) | ((edid.va + edid.vbl- 1) << 16); + printk(BIOS_SPEW, "I915_WRITE(VTOTAL(pipe), %08x)\n", vtotal); + + vblank = (edid.va - 1) | ((edid.va + edid.vbl- 1) << 16); + printk(BIOS_SPEW, "I915_WRITE(VBLANK(pipe),0x%08x)\n", vblank); + + vsync = (edid.va + edid.vso - 1) |((edid.va + edid.vso + edid.vspw- 1) << 16); + printk(BIOS_SPEW, "I915_WRITE(VSYNC(pipe),0x%08x)\n", vsync); + printk(BIOS_SPEW, "Table has %d elements\n", niodefs); + index = run(0); printk(BIOS_SPEW, "Run returns %d\n", index); auxout[0] = 1<<31 /* dp */|0x1<<28/*R*/|DP_DPCD_REV<<8|0xe; @@ -328,8 +367,8 @@ int i915lightup(unsigned int pphysbase, unsigned int piobase, if (index != niodefs) printk(BIOS_ERR, "Left over IO work in i915_lightup" - " -- this is likely a table error. " - "Only %d of %d were done.\n", index, niodefs); + " -- this is likely a table error. " + "Only %d of %d were done.\n", index, niodefs); printk(BIOS_SPEW, "DONE startup\n"); verbose = 0; /* GTT is the Global Translation Table for the graphics pipeline. @@ -357,7 +396,7 @@ int i915lightup(unsigned int pphysbase, unsigned int piobase, */ setgtt(0, FRAME_BUFFER_PAGES, physbase, 4096); printk(BIOS_SPEW, "memset %p to 0 for %d bytes\n", - (void *)graphics, FRAME_BUFFER_BYTES); + (void *)graphics, FRAME_BUFFER_BYTES); memset((void *)graphics, 0, FRAME_BUFFER_BYTES); printk(BIOS_SPEW, "%ld microseconds\n", globalmicroseconds()); i915_init_done = 1; diff --git a/src/mainboard/google/link/i915io.c b/src/mainboard/google/link/i915io.c index 308ace6..f553acc 100644 --- a/src/mainboard/google/link/i915io.c +++ b/src/mainboard/google/link/i915io.c @@ -21,337 +21,338 @@ #include "i915io.h" struct iodef iodefs[] = { -{V, 0}, -{W, 1, "", PCH_GMBUS0, 0x00000000, 0}, -{R, 1, "", PP_ON_DELAYS, ( /* T2 */ 0x0 << 16) | ( /* T5 */ 0x0 << 0) | 0x00000000, 0}, -{R, 1, "", PP_OFF_DELAYS, ( /* T3 */ 0x0 << 16) | ( /* Tx */ 0x0 << 0) | 0x00000000, 0}, -{W, 1, "", PP_ON_DELAYS, ( /* T2 */ 0x190 << 16) | ( /* T5 */ 0x7d0 << 0) | 0x019007d0, 0}, -{W, 1, "", PP_OFF_DELAYS, ( /* T3 */ 0x15e << 16) | ( /* Tx */ 0x7d0 << 0) | 0x015e07d0, 0}, -{M, 1, "[drm:intel_detect_pch], Found PatherPoint PCH", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:i915_load_modeset_init], failed to find VBIOS tables", 0x0, 0xcf8e64, 0}, -{R, 50, "", FORCEWAKE_MT_ACK, 0x00000001, 10}, -{W, 1, "", FORCEWAKE_MT, 0x00010001, 0}, -{R, 1, "", FORCEWAKE_MT, 0x00010001, 0}, -{R, 1, "", FORCEWAKE_MT_ACK, 0x00000001, 0}, -{R, 1, "", 0x13805c, 0x40000000, 0}, -{R, 1, "", 0xa180, 0x84100020, 0}, -{W, 1, "", FORCEWAKE_MT, 0x00010000, 0}, -{R, 1, "", 0x120000, 0x00000000, 0}, -{M, 1, "[drm:intel_init_display], Using MT version of forcewake", 0x0, 0xcf8e64, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{M, 1, "[drm:intel_modeset_init], 3 display pipes available.", 0x0, 0xcf8e64, 0}, -{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, -{W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, -{R, 1, "", _PIPEBCONF, 0x00000000, 0}, -{W, 1, "", _PIPEBCONF, 0x00000000, 0}, -{R, 1, "", 0x72008, 0x00000000, 0}, -{W, 1, "", 0x72008, 0x00000000, 0}, -{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, -{W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, -{R, 1, "", _PIPEBCONF, 0x00000000, 0}, -{W, 1, "", _PIPEBCONF, 0x00000000, 0}, -{R, 1, "", 0x72008, 0x00000000, 0}, -{W, 1, "", 0x72008, 0x00000000, 0}, -{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, -{W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, -{R, 1, "", _PIPEBCONF, 0x00000000, 0}, -{W, 1, "", _PIPEBCONF, 0x00000000, 0}, -{R, 1, "", 0x72008, 0x00000000, 0}, -{W, 1, "", 0x72008, 0x00000000, 300}, -{W, 1, "", CPU_VGACNTRL, 0x80000000, 0}, -{R, 1, "", CPU_VGACNTRL, 0x80000000, 0}, -{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, -{R, 1, "", PCH_PP_ON_DELAYS, PANEL_PORT_SELECT_DPA | ( /* PANEL_POWER_UP_DELAY */ 0x7d0 << 16) | ( /* PANEL_LIGHT_ON_DELAY */ 0x7d0 << 0) | 0x47d007d0, 0}, -{R, 1, "", PCH_PP_OFF_DELAYS, ( /* PANEL_POWER_DOWN_DELAY */ 0x1f4 << 16) | ( /* PANEL_LIGHT_OFF_DELAY */ 0x7d0 << 0) | 0x01f407d0, 0}, -{R, 1, "", PCH_PP_DIVISOR, 0x00186906, 0}, -{M, 1, "[drm:intel_dp_init], cur t1_t3 2000 t8 2000 t9 2000 t10 500t11_t12 6000", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:intel_dp_init], vbt t1_t3 0 t8 0 t9 0 t10 0 t11_t12 0", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:intel_dp_init], panel power up delay 200,power down" "delay 50, power cycle delay 600", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:intel_dp_init], backlight on delay 200, off delay 200", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on", 0x0, 0xcf8e64, 0}, -{R, 1, "", PCH_PP_CONTROL, 0x00000000, 0}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, -{M, 1, "[drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:00000000", 0x0, 0xcf8e64, 0}, -{R, 2, "", PCH_PP_STATUS, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, 0x00000000, 0}, -{W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{M, 1, "[drm:ironlake_edp_panel_vdd_on], R PCH_PP_CONTROL:abcd0008", 0x0, 0xcf8e64, 0}, -{R, 2, "", PCH_PP_STATUS, 0x00000000, 0}, -{M, 1, "[drm:ironlake_edp_panel_vdd_on], eDP was not running", 0x0, 0xcf8e64, 0}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{M, 1, "[drm:intel_dp_i2c_init], i2c_init DPDDC-A", 0x0, 0x00000000, 0}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{I,}, -{M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1", 0x0, 0x00000000, 0}, -{R, 1, "", BLC_PWM_CPU_CTL, 0x000010ce, 0}, -{M, 1, "[drm:intel_panel_get_backlight], get backlight PWM = 4302", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:intel_dp_aux_ch], dp_aux_ch timeout status 0x5145003f", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:intel_dp_i2c_aux_ch], aux_ch failed -110", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:ironlake_init_pch_refclk], has_panel 1 has_lvds 0 " "has_pch_edp 0has_cpu_edp 1 has_ck505 0", 0x0, 0xcf8e64, 0}, -{R, 1, "", PCH_DREF_CONTROL, 0x00000000, 0}, -{M, 1, "[drm:ironlake_init_pch_refclk], Using SSC on panel", 0x0, 0xcf8e64, 0}, -{W, 1, "", PCH_DREF_CONTROL, DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00001402, 0}, -{R, 1, "", PCH_DREF_CONTROL, DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00001402, 200}, -{M, 1, "[drm:ironlake_init_pch_refclk], Using SSC on eDP", 0x0, 0xcf8e64, 0}, -{W, 1, "", PCH_DREF_CONTROL, DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD | DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00005402, 0}, -{R, 1, "", PCH_DREF_CONTROL, DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD | DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00005402, 200}, -{W, 1, "", ILK_DSPCLK_GATE, IVB_VRHUNIT_CLK_GATE | 0x10000000, 0}, -{W, 1, "", WM3_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, -{W, 1, "", WM2_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, -{W, 1, "", WM1_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, -{W, 1, "", 0x9404, 0x00002000, 0}, -{W, 1, "", ILK_DSPCLK_GATE, IVB_VRHUNIT_CLK_GATE | 0x10000000, 0}, -{W, 1, "", IVB_CHICKEN3, 0x00000024, 0}, -{W, 1, "", GEN7_COMMON_SLICE_CHICKEN1, 0x04000400, 0}, -{W, 1, "", 0xb01c, 0x3c4fff8c, 0}, -{W, 1, "", GEN7_L3_CHICKEN_MODE_REGISTER, 0x20000000, 0}, -{R, 1, "", GEN7_SQ_CHICKEN_MBCUNIT_CONFIG, 0x00000000, 0}, -{W, 1, "", GEN7_SQ_CHICKEN_MBCUNIT_CONFIG, 0x00000800, 0}, -{R, 1, "", _DSPACNTR, ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | 0x00000000, 0}, -{W, 1, "", _DSPACNTR, ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x00004000, 0}, -{R, 1, "", _DSPAADDR, 0x00000000, 0}, -{W, 1, "", _DSPAADDR, 0x00000000, 0}, -{R, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, -{W, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, -{R, 1, "", _DSPBCNTR, 0x00000000, 0}, -{W, 1, "", _DSPBCNTR, 0x00004000, 0}, -{R, 1, "", _DSPBADDR, 0x00000000, 0}, -{W, 1, "", _DSPBADDR, 0x00000000, 0}, -{R, 1, "", _DSPBSURF, 0x00000000, 0}, -{W, 1, "", _DSPBSURF, 0x00000000, 0}, -{R, 1, "", _DVSACNTR, 0x00000000, 0}, -{W, 1, "", _DVSACNTR, DVS_TRICKLE_FEED_DISABLE | 0x00004000, 0}, -{R, 1, "", _DVSALINOFF, 0x00000000, 0}, -{W, 1, "", _DVSALINOFF, 0x00000000, 0}, -{R, 1, "", _DVSASURF, 0x00000000, 0}, -{W, 1, "", _DVSASURF, 0x00000000, 0}, -{W, 1, "", SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE | 0x20000000, 0}, -{R, 1, "", SOUTH_CHICKEN2, 0x00000000, 0}, -{W, 1, "", SOUTH_CHICKEN2, DPLS_EDP_PPS_FIX_DIS | 0x00000001, 0}, -{W, 1, "", _TRANSA_CHICKEN2, 0x80000000, 0}, -{W, 1, "", _TRANSB_CHICKEN2, TRANS_AUTOTRAIN_GEN_STALL_DIS | 0x80000000, 0}, -{M, 1, "[drm:drm_edid_to_eld], ELD:no CEA Extension found", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_helper_probe_single_connector_modes], " "[CONNECTOR:6:eDP-1]probed modes :", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_mode_debug_printmodeline],Modeline 0:\"2560x1700\" " "60 285250 2560 2608 2640 2720 1700 1703 1713 17490x48 0xa", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_setup_crtcs], ", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_enable_connectors], connector 6 enabled? yes", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_setup_crtcs], picking CRTCs for 8192x8192 config", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_setup_crtcs], desired mode 2560x1700 set on crtc 3", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_helper_probe_single_connector_modes], [CONNECTOR:6:eDP-1]", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:intel_dp_detect], DPCD:110a8441000001c0", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:intel_dp_detect], DPCD:110a8441000001c0", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_enable_connectors], connector 6 enabled? yes", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:intel_get_load_detect_pipe], [CONNECTOR:6:eDP-1],[ENCODER:7:TMDS-7]", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:intel_dp_mode_fixup], Display port link bw 0a lane count 4clock 270000", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_crtc_helper_set_mode], [CRTC:3]", 0x0, 0xcf8e64, 0}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{I,}, -{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, -{M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1", 0x0, 0xcf8e64, 0}, -{R, 2, "", PCH_DP_D, 0x00000004, 0}, -{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, -{W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_TYPE_SP | 0x00000040, 0}, -{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_TYPE_SP | 0x00000040, 0}, -{M, 1, "[drm:ironlake_crtc_mode_set], Mode for pipe 0:", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_mode_debug_printmodeline],Modeline 0:\"2560x1700\" " "60 285250 2560 2608 2640 2720 1700 1703 1713 1749 0x48 0xa", 0x0, 0xcf8e64, 0}, -{W, 1, "", _TRANSA_DATA_M1, 0x00000000, 0}, -{W, 1, "", _TRANSA_DATA_N1, 0x00000000, 0}, -{W, 1, "", _TRANSA_DP_LINK_M1, 0x00000000, 0}, -{W, 1, "", _TRANSA_DP_LINK_N1, 0x00000000, 0}, -{W, 1, "", _PCH_FPA1, 0x00020e08, 0}, -{W, 1, "", _VSYNCSHIFT_A, 0x00000000, 0}, -{W, 1, "", _HTOTAL_A, 0x0a9f09ff, 0}, -{W, 1, "", _HBLANK_A, 0x0a9f09ff, 0}, -{W, 1, "", _HSYNC_A, 0x0a4f0a2f, 0}, -{W, 1, "", _VTOTAL_A, 0x06d406a3, 0}, -{W, 1, "", _VBLANK_A, 0x06d406a3, 0}, -{W, 1, "", _VSYNC_A, 0x06b006a6, 0}, -{W, 1, "", _PIPEASRC, 0x09ff06a3, 0}, -{W, 1, "", _PIPEA_DATA_M1, 0x7e4e58a4, 0}, -{W, 1, "", _PIPEA_DATA_N1, 0x0083d600, 0}, -{W, 1, "", _PIPEA_LINK_M1, 0x00045a42, 0}, -{W, 1, "", _PIPEA_LINK_N1, 0x00041eb0, 0}, -{M, 1, "[drm:ironlake_set_pll_edp], eDP PLL enable for clock 270000", 0x0, 0xcf8e64, 0}, -{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, -{W, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, -{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 500}, -{W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, -{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, -{R, 1, "", _PIPEASTAT, 0x00000000, 0}, -{W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, -{R, 4562, "", _PIPEASTAT, 0x00000000, 0}, -{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, -{W, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | 0x40000000, 0}, -{R, 2, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | 0x40000000, 0}, -{W, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x58004000, 0}, -{M, 1, "[drm:ironlake_update_plane], Writing base 00000000 00000000 0 0 10240", 0x0, 0xcf8e64, 0}, -{W, 1, "", _DSPASTRIDE, 0x00002800, 0}, -{W, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, -{W, 1, "", _DSPACNTR + 0x24, 0x00000000, 0}, -{W, 1, "", _DSPAADDR, 0x00000000, 0}, -{R, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x58004000, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{R, 1, "", WM0_PIPEA_ILK, 0x00783818, 0}, -{W, 1, "", WM0_PIPEA_ILK, 0x00183806, 0}, -{M, 1, "[drm:sandybridge_update_wm], FIFO watermarks For pipe A - plane 24,cursor:6", 0x0, 0xcf8e64, 0}, -{W, 1, "", WM3_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, -{W, 1, "", WM2_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, -{W, 1, "", WM1_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{M, 1, "[drm:ironlake_check_srwm], watermark 1:display plane 38, fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{W, 1, "", WM1_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x4 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) | ( /* WMx_LP_SR */ 0x26 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x84302606, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{M, 1, "[drm:ironlake_check_srwm], watermark 2:display plane 145, " "fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{W, 1, "", WM2_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x10 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) | ( /* WMx_LP_SR */ 0x91 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x90309106, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{M, 1, "[drm:ironlake_check_srwm], watermark 3:display plane " "288, fbc lines 4,cursor 10", 0x0, 0xcf8e64, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{W, 1, "", WM3_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x20 << 24) | ( /* WMx_LP_FBC */ 0x4 << 20) | ( /* WMx_LP_SR */ 0x120 << 8) | ( /* WMx_LP_CURSOR */ 0xa << 0) | 0xa041200a, 0}, -{M, 1, "[drm:drm_crtc_helper_set_mode], [ENCODER:7:TMDS-7]set [MODE:0:2560x1700]", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:ironlake_edp_pll_on], ", 0x0, 0xcf8e64, 0}, -{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, -{W, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000401c, 0}, -{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000401c, 200}, -{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000401c, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{R, 1, "", WM0_PIPEA_ILK, 0x00183806, 0}, -{W, 1, "", WM0_PIPEA_ILK, 0x00183806, 0}, -{M, 1, "[drm:sandybridge_update_wm], FIFO watermarks For pipe A - plane 24,cursor:6", 0x0, 0xcf8e64, 0}, -{W, 1, "", WM3_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, -{W, 1, "", WM2_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, -{W, 1, "", WM1_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{M, 1, "[drm:ironlake_check_srwm], watermark 1:display plane 38, fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{W, 1, "", WM1_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x4 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) |( /* WMx_LP_SR */ 0x26 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x84302606, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{M, 1, "[drm:ironlake_check_srwm], watermark 2:display plane 145, " "fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{W, 1, "", WM2_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x10 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) |( /* WMx_LP_SR */ 0x91 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x90309106, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{M, 1, "[drm:ironlake_check_srwm], watermark 3:display plane 288, " "fbc lines 4,cursor 10", 0x0, 0xcf8e64, 0}, -{R, 1, "", 0x145d10, 0x2010040c, 0}, -{W, 1, "", WM3_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x20 << 24) | ( /* WMx_LP_FBC */ 0x4 << 20) |( /* WMx_LP_SR */ 0x120 << 8) | ( /* WMx_LP_CURSOR */ 0xa << 0) | 0xa041200a, 0}, -{R, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, -{W, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, -{R, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, -{R, 1, "", _FDI_RXA_CTL, 0x00000040, 0}, -{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, -{W, 1, "", _FDI_RXA_CTL, 0x00020040, 0}, -{R, 1, "", _FDI_RXA_CTL, 0x00020040, 100}, -{R, 1, "", SOUTH_CHICKEN1, 0x00000000, 0}, -{W, 2, "", SOUTH_CHICKEN1, 0x00000000, 0}, -{R, 1, "", SOUTH_CHICKEN1, 0x00000000, 0}, -{R, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, -{W, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, -{R, 1, "", _FDI_RXA_CTL, 0x00020040, 0}, -{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, -{W, 1, "", _FDI_RXA_CTL, 0x00020040, 0}, -{R, 1, "", _FDI_RXA_CTL, 0x00020040, 100}, -{P, 1, "Set Palette"}, -{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, -{W, 1, "", _PIPEACONF, PIPECONF_ENABLE | ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x80000050, 0}, -{R, 1, "", _PIPEASTAT, 0x00000000, 0}, -{W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, -{R, 4533, "", _PIPEASTAT, 0x00000000, 0}, -{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, -{R, 1, "", _PIPEACONF, PIPECONF_ENABLE | PIPECONF_DOUBLE_WIDE | ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP |0xc0000050, 0}, -{R, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x58004000, 0}, -{W, 1, "", _DSPACNTR, DISPLAY_PLANE_ENABLE | DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0xd8004000, 0}, -{R, 1, "", _DSPAADDR, 0x00000000, 0}, -{W, 1, "", _DSPAADDR, 0x00000000, 0}, -{R, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, -{W, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, -{R, 1, "", _PIPEASTAT, 0x00000000, 0}, -{W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, -{R, 4392, "", _PIPEASTAT, 0x00000000, 0}, -{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on", 0x0, 0xcf8e64, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{M, 1, "[drm:ironlake_edp_panel_on], Turn eDP power on", 0x0, 0xcf8e64, 0}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, -{M, 1, "[drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:abcd0008", 0x0, 0xcf8e64, 0}, -{R, 2, "", PCH_PP_STATUS, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, -{W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd000b, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd000b, 0}, -{M, 1, "[drm:ironlake_wait_panel_on], Wait for panel power on", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:abcd000b", 0x0, 0xcf8e64, 0}, -{R, 4, "", PCH_PP_STATUS, /*undocbit3 | undocbit1 | */ 0x0000000a, 0}, -{R, 16983, "", PCH_PP_STATUS, PP_ON | PP_SEQUENCE_POWER_UP | /*undocbit3 | undocbit1 | */ 0x9000000a, 0}, -{R, 17839, "", PCH_PP_STATUS, PP_ON | PP_SEQUENCE_POWER_UP | /*undocbit3 | undocbit0 | */ 0x90000009, 0}, -{R, 1, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, -{M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1", 0x0, 0xcf8e64, 0}, -{R, 2, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd000b, 0}, -{W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0003, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0003, 0}, -{M, 1, "[drm:ironlake_panel_vdd_off_sync], R PCH_PP_CONTROL:abcd0003", 0x0, 0xcf8e64, 0}, -{R, 1, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, -{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x8e1c4104, 0}, -{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x8e1c4104, 0}, -{R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, -{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | (DP_PRE_EMPHASIS_9_5 & 0xc00000) | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x8cdc4104, 0}, -{M, 1, "[drm:intel_dp_link_down], ", 0x0, 0xcf8e64, 0}, -{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0004, 0}, -{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0004, 100}, -{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_IDLE_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0204, 0}, -{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_IDLE_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0204, 0}, -{W, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x0e1c0304, 0}, -{R, 2, "", DP_A, DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x0e1c0304, 0}, -{R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, -{I,}, -{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4004, 0}, -{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4004, 0}, -{R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, -{I,}, -{R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, -{I,}, -{R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, -{I,}, -{M, 1, "[drm:intel_dp_start_link_train], clock recovery OK", 0x0, 0x00000000, 0}, -{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4104, 0}, -{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4104, 0}, -{R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, -{I,}, -{R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, -{I,}, -{R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, -{I,}, -{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4304, 0}, -{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4304, 0}, -{R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, -{I,}, -{M, 1, "[drm:ironlake_edp_backlight_on], ", 0x0, 0x00000000, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0003, 0}, -{W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_BLC_ENABLE | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0007, 0}, -{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_BLC_ENABLE | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0007, 0}, -{R, 1, "", _PIPEADSL, 0x00000633, 500}, -{R, 1, "", _PIPEADSL, 0x00000652, 0}, -{R, 1, "", _PIPEASTAT, 0x00000000, 0}, -{W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, -{R, 5085, "", _PIPEASTAT, 0x00000000, 0}, -{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:intel_dp_mode_fixup], Display port link bw 0a lane count 4clock 270000", 0x0, 0xcf8e64, 0}, -{M, 1, "[drm:drm_crtc_helper_set_mode], [CRTC:3]", 0x0, 0xcf8e64, 0}, -{I, 0, "(null)", 0x0, 0xcf8e64, 0}, }; + {V, 0}, + {W, 1, "", PCH_GMBUS0, 0x00000000, 0}, + {R, 1, "", PP_ON_DELAYS, ( /* T2 */ 0x0 << 16) | ( /* T5 */ 0x0 << 0) | 0x00000000, 0}, + {R, 1, "", PP_OFF_DELAYS, ( /* T3 */ 0x0 << 16) | ( /* Tx */ 0x0 << 0) | 0x00000000, 0}, + {W, 1, "", PP_ON_DELAYS, ( /* T2 */ 0x190 << 16) | ( /* T5 */ 0x7d0 << 0) | 0x019007d0, 0}, + {W, 1, "", PP_OFF_DELAYS, ( /* T3 */ 0x15e << 16) | ( /* Tx */ 0x7d0 << 0) | 0x015e07d0, 0}, + {M, 1, "[drm:intel_detect_pch], Found PatherPoint PCH", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:i915_load_modeset_init], failed to find VBIOS tables", 0x0, 0xcf8e64, 0}, + {R, 50, "", FORCEWAKE_MT_ACK, 0x00000001, 10}, + {W, 1, "", FORCEWAKE_MT, 0x00010001, 0}, + {R, 1, "", FORCEWAKE_MT, 0x00010001, 0}, + {R, 1, "", FORCEWAKE_MT_ACK, 0x00000001, 0}, + {R, 1, "", 0x13805c, 0x40000000, 0}, + {R, 1, "", 0xa180, 0x84100020, 0}, + {W, 1, "", FORCEWAKE_MT, 0x00010000, 0}, + {R, 1, "", 0x120000, 0x00000000, 0}, + {M, 1, "[drm:intel_init_display], Using MT version of forcewake", 0x0, 0xcf8e64, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {M, 1, "[drm:intel_modeset_init], 3 display pipes available.", 0x0, 0xcf8e64, 0}, + {R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, + {W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, + {R, 1, "", _PIPEBCONF, 0x00000000, 0}, + {W, 1, "", _PIPEBCONF, 0x00000000, 0}, + {R, 1, "", 0x72008, 0x00000000, 0}, + {W, 1, "", 0x72008, 0x00000000, 0}, + {R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, + {W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, + {R, 1, "", _PIPEBCONF, 0x00000000, 0}, + {W, 1, "", _PIPEBCONF, 0x00000000, 0}, + {R, 1, "", 0x72008, 0x00000000, 0}, + {W, 1, "", 0x72008, 0x00000000, 0}, + {R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, + {W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, + {R, 1, "", _PIPEBCONF, 0x00000000, 0}, + {W, 1, "", _PIPEBCONF, 0x00000000, 0}, + {R, 1, "", 0x72008, 0x00000000, 0}, + {W, 1, "", 0x72008, 0x00000000, 300}, + {W, 1, "", CPU_VGACNTRL, 0x80000000, 0}, + {R, 1, "", CPU_VGACNTRL, 0x80000000, 0}, + {R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, + {R, 1, "", PCH_PP_ON_DELAYS, PANEL_PORT_SELECT_DPA | ( /* PANEL_POWER_UP_DELAY */ 0x7d0 << 16) | ( /* PANEL_LIGHT_ON_DELAY */ 0x7d0 << 0) | 0x47d007d0, 0}, + {R, 1, "", PCH_PP_OFF_DELAYS, ( /* PANEL_POWER_DOWN_DELAY */ 0x1f4 << 16) | ( /* PANEL_LIGHT_OFF_DELAY */ 0x7d0 << 0) | 0x01f407d0, 0}, + {R, 1, "", PCH_PP_DIVISOR, 0x00186906, 0}, + {M, 1, "[drm:intel_dp_init], cur t1_t3 2000 t8 2000 t9 2000 t10 500t11_t12 6000", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:intel_dp_init], vbt t1_t3 0 t8 0 t9 0 t10 0 t11_t12 0", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:intel_dp_init], panel power up delay 200,power down" "delay 50, power cycle delay 600", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:intel_dp_init], backlight on delay 200, off delay 200", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on", 0x0, 0xcf8e64, 0}, + {R, 1, "", PCH_PP_CONTROL, 0x00000000, 0}, + {R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, + {M, 1, "[drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:00000000", 0x0, 0xcf8e64, 0}, + {R, 2, "", PCH_PP_STATUS, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, 0x00000000, 0}, + {W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {M, 1, "[drm:ironlake_edp_panel_vdd_on], R PCH_PP_CONTROL:abcd0008", 0x0, 0xcf8e64, 0}, + {R, 2, "", PCH_PP_STATUS, 0x00000000, 0}, + {M, 1, "[drm:ironlake_edp_panel_vdd_on], eDP was not running", 0x0, 0xcf8e64, 0}, + {R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {M, 1, "[drm:intel_dp_i2c_init], i2c_init DPDDC-A", 0x0, 0x00000000, 0}, + {R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {I,}, + {M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1", 0x0, 0x00000000, 0}, + {R, 1, "", BLC_PWM_CPU_CTL, 0x000010ce, 0}, + {M, 1, "[drm:intel_panel_get_backlight], get backlight PWM = 4302", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:intel_dp_aux_ch], dp_aux_ch timeout status 0x5145003f", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:intel_dp_i2c_aux_ch], aux_ch failed -110", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:ironlake_init_pch_refclk], has_panel 1 has_lvds 0 " "has_pch_edp 0has_cpu_edp 1 has_ck505 0", 0x0, 0xcf8e64, 0}, + {R, 1, "", PCH_DREF_CONTROL, 0x00000000, 0}, + {M, 1, "[drm:ironlake_init_pch_refclk], Using SSC on panel", 0x0, 0xcf8e64, 0}, + {W, 1, "", PCH_DREF_CONTROL, DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00001402, 0}, + {R, 1, "", PCH_DREF_CONTROL, DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00001402, 200}, + {M, 1, "[drm:ironlake_init_pch_refclk], Using SSC on eDP", 0x0, 0xcf8e64, 0}, + {W, 1, "", PCH_DREF_CONTROL, DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD | DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00005402, 0}, + {R, 1, "", PCH_DREF_CONTROL, DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD | DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00005402, 200}, + {W, 1, "", ILK_DSPCLK_GATE, IVB_VRHUNIT_CLK_GATE | 0x10000000, 0}, + {W, 1, "", WM3_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, + {W, 1, "", WM2_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, + {W, 1, "", WM1_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, + {W, 1, "", 0x9404, 0x00002000, 0}, + {W, 1, "", ILK_DSPCLK_GATE, IVB_VRHUNIT_CLK_GATE | 0x10000000, 0}, + {W, 1, "", IVB_CHICKEN3, 0x00000024, 0}, + {W, 1, "", GEN7_COMMON_SLICE_CHICKEN1, 0x04000400, 0}, + {W, 1, "", 0xb01c, 0x3c4fff8c, 0}, + {W, 1, "", GEN7_L3_CHICKEN_MODE_REGISTER, 0x20000000, 0}, + {R, 1, "", GEN7_SQ_CHICKEN_MBCUNIT_CONFIG, 0x00000000, 0}, + {W, 1, "", GEN7_SQ_CHICKEN_MBCUNIT_CONFIG, 0x00000800, 0}, + {R, 1, "", _DSPACNTR, ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | 0x00000000, 0}, + {W, 1, "", _DSPACNTR, ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x00004000, 0}, + {R, 1, "", _DSPAADDR, 0x00000000, 0}, + {W, 1, "", _DSPAADDR, 0x00000000, 0}, + {R, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, + {W, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, + {R, 1, "", _DSPBCNTR, 0x00000000, 0}, + {W, 1, "", _DSPBCNTR, 0x00004000, 0}, + {R, 1, "", _DSPBADDR, 0x00000000, 0}, + {W, 1, "", _DSPBADDR, 0x00000000, 0}, + {R, 1, "", _DSPBSURF, 0x00000000, 0}, + {W, 1, "", _DSPBSURF, 0x00000000, 0}, + {R, 1, "", _DVSACNTR, 0x00000000, 0}, + {W, 1, "", _DVSACNTR, DVS_TRICKLE_FEED_DISABLE | 0x00004000, 0}, + {R, 1, "", _DVSALINOFF, 0x00000000, 0}, + {W, 1, "", _DVSALINOFF, 0x00000000, 0}, + {R, 1, "", _DVSASURF, 0x00000000, 0}, + {W, 1, "", _DVSASURF, 0x00000000, 0}, + {W, 1, "", SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE | 0x20000000, 0}, + {R, 1, "", SOUTH_CHICKEN2, 0x00000000, 0}, + {W, 1, "", SOUTH_CHICKEN2, DPLS_EDP_PPS_FIX_DIS | 0x00000001, 0}, + {W, 1, "", _TRANSA_CHICKEN2, 0x80000000, 0}, + {W, 1, "", _TRANSB_CHICKEN2, TRANS_AUTOTRAIN_GEN_STALL_DIS | 0x80000000, 0}, + {M, 1, "[drm:drm_edid_to_eld], ELD:no CEA Extension found", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_helper_probe_single_connector_modes], " "[CONNECTOR:6:eDP-1]probed modes :", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_mode_debug_printmodeline],Modeline 0:\"2560x1700\" " "60 285250 2560 2608 2640 2720 1700 1703 1713 17490x48 0xa", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_setup_crtcs], ", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_enable_connectors], connector 6 enabled? yes", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_setup_crtcs], picking CRTCs for 8192x8192 config", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_setup_crtcs], desired mode 2560x1700 set on crtc 3", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_helper_probe_single_connector_modes], [CONNECTOR:6:eDP-1]", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:intel_dp_detect], DPCD:110a8441000001c0", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:intel_dp_detect], DPCD:110a8441000001c0", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_enable_connectors], connector 6 enabled? yes", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:intel_get_load_detect_pipe], [CONNECTOR:6:eDP-1],[ENCODER:7:TMDS-7]", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:intel_dp_mode_fixup], Display port link bw 0a lane count 4clock 270000", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_crtc_helper_set_mode], [CRTC:3]", 0x0, 0xcf8e64, 0}, + {R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {I,}, + {R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, + {M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1", 0x0, 0xcf8e64, 0}, + {R, 2, "", PCH_DP_D, 0x00000004, 0}, + {R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, + {W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_TYPE_SP | 0x00000040, 0}, + {R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_TYPE_SP | 0x00000040, 0}, + {M, 1, "[drm:ironlake_crtc_mode_set], Mode for pipe 0:", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_mode_debug_printmodeline],Modeline 0:\"2560x1700\" " "60 285250 2560 2608 2640 2720 1700 1703 1713 1749 0x48 0xa", 0x0, 0xcf8e64, 0}, + {W, 1, "", _TRANSA_DATA_M1, 0x00000000, 0}, + {W, 1, "", _TRANSA_DATA_N1, 0x00000000, 0}, + {W, 1, "", _TRANSA_DP_LINK_M1, 0x00000000, 0}, + {W, 1, "", _TRANSA_DP_LINK_N1, 0x00000000, 0}, + {W, 1, "", _PCH_FPA1, 0x00020e08, 0}, + {W, 1, "", _VSYNCSHIFT_A, 0x00000000, 0}, + {W, 1, "", _HTOTAL_A, 0x0a9f09ff, 0}, + {W, 1, "", _HBLANK_A, 0x0a9f09ff, 0}, + {W, 1, "", _HSYNC_A, 0x0a4f0a2f, 0}, + {W, 1, "", _VTOTAL_A, 0x06d406a3, 0}, + {W, 1, "", _VBLANK_A, 0x06d406a3, 0}, + {W, 1, "", _VSYNC_A, 0x06b006a6, 0}, + {W, 1, "", _PIPEASRC, 0x09ff06a3, 0}, + {W, 1, "", _PIPEA_DATA_M1, 0x7e4e58a4, 0}, + {W, 1, "", _PIPEA_DATA_N1, 0x0083d600, 0}, + {W, 1, "", _PIPEA_LINK_M1, 0x00045a42, 0}, + {W, 1, "", _PIPEA_LINK_N1, 0x00041eb0, 0}, + {M, 1, "[drm:ironlake_set_pll_edp], eDP PLL enable for clock 270000", 0x0, 0xcf8e64, 0}, + {R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, + {W, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, + {R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 500}, + {W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, + {R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, + {R, 1, "", _PIPEASTAT, 0x00000000, 0}, + {W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, + {R, 4562, "", _PIPEASTAT, 0x00000000, 0}, + {M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, + {W, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | 0x40000000, 0}, + {R, 2, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | 0x40000000, 0}, + {W, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x58004000, 0}, + {M, 1, "[drm:ironlake_update_plane], Writing base 00000000 00000000 0 0 10240", 0x0, 0xcf8e64, 0}, + {W, 1, "", _DSPASTRIDE, 0x00002800, 0}, + {W, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, + {W, 1, "", _DSPACNTR + 0x24, 0x00000000, 0}, + {W, 1, "", _DSPAADDR, 0x00000000, 0}, + {R, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x58004000, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {R, 1, "", WM0_PIPEA_ILK, 0x00783818, 0}, + {W, 1, "", WM0_PIPEA_ILK, 0x00183806, 0}, + {M, 1, "[drm:sandybridge_update_wm], FIFO watermarks For pipe A - plane 24,cursor:6", 0x0, 0xcf8e64, 0}, + {W, 1, "", WM3_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, + {W, 1, "", WM2_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, + {W, 1, "", WM1_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {M, 1, "[drm:ironlake_check_srwm], watermark 1:display plane 38, fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {W, 1, "", WM1_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x4 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) | ( /* WMx_LP_SR */ 0x26 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x84302606, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {M, 1, "[drm:ironlake_check_srwm], watermark 2:display plane 145, " "fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {W, 1, "", WM2_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x10 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) | ( /* WMx_LP_SR */ 0x91 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x90309106, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {M, 1, "[drm:ironlake_check_srwm], watermark 3:display plane " "288, fbc lines 4,cursor 10", 0x0, 0xcf8e64, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {W, 1, "", WM3_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x20 << 24) | ( /* WMx_LP_FBC */ 0x4 << 20) | ( /* WMx_LP_SR */ 0x120 << 8) | ( /* WMx_LP_CURSOR */ 0xa << 0) | 0xa041200a, 0}, + {M, 1, "[drm:drm_crtc_helper_set_mode], [ENCODER:7:TMDS-7]set [MODE:0:2560x1700]", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:ironlake_edp_pll_on], ", 0x0, 0xcf8e64, 0}, + {R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, + {W, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000401c, 0}, + {R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000401c, 200}, + {R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000401c, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {R, 1, "", WM0_PIPEA_ILK, 0x00183806, 0}, + {W, 1, "", WM0_PIPEA_ILK, 0x00183806, 0}, + {M, 1, "[drm:sandybridge_update_wm], FIFO watermarks For pipe A - plane 24,cursor:6", 0x0, 0xcf8e64, 0}, + {W, 1, "", WM3_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, + {W, 1, "", WM2_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, + {W, 1, "", WM1_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {M, 1, "[drm:ironlake_check_srwm], watermark 1:display plane 38, fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {W, 1, "", WM1_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x4 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) |( /* WMx_LP_SR */ 0x26 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x84302606, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {M, 1, "[drm:ironlake_check_srwm], watermark 2:display plane 145, " "fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {W, 1, "", WM2_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x10 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) |( /* WMx_LP_SR */ 0x91 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x90309106, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {M, 1, "[drm:ironlake_check_srwm], watermark 3:display plane 288, " "fbc lines 4,cursor 10", 0x0, 0xcf8e64, 0}, + {R, 1, "", 0x145d10, 0x2010040c, 0}, + {W, 1, "", WM3_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x20 << 24) | ( /* WMx_LP_FBC */ 0x4 << 20) |( /* WMx_LP_SR */ 0x120 << 8) | ( /* WMx_LP_CURSOR */ 0xa << 0) | 0xa041200a, 0}, + {R, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, + {W, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, + {R, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, + {R, 1, "", _FDI_RXA_CTL, 0x00000040, 0}, + {R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, + {W, 1, "", _FDI_RXA_CTL, 0x00020040, 0}, + {R, 1, "", _FDI_RXA_CTL, 0x00020040, 100}, + {R, 1, "", SOUTH_CHICKEN1, 0x00000000, 0}, + {W, 2, "", SOUTH_CHICKEN1, 0x00000000, 0}, + {R, 1, "", SOUTH_CHICKEN1, 0x00000000, 0}, + {R, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, + {W, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, + {R, 1, "", _FDI_RXA_CTL, 0x00020040, 0}, + {R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, + {W, 1, "", _FDI_RXA_CTL, 0x00020040, 0}, + {R, 1, "", _FDI_RXA_CTL, 0x00020040, 100}, + {P, 1, "Set Palette"}, + {R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, + {W, 1, "", _PIPEACONF, PIPECONF_ENABLE | ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x80000050, 0}, + {R, 1, "", _PIPEASTAT, 0x00000000, 0}, + {W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, + {R, 4533, "", _PIPEASTAT, 0x00000000, 0}, + {M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, + {R, 1, "", _PIPEACONF, PIPECONF_ENABLE | PIPECONF_DOUBLE_WIDE | ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP |0xc0000050, 0}, + {R, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x58004000, 0}, + {W, 1, "", _DSPACNTR, DISPLAY_PLANE_ENABLE | DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0xd8004000, 0}, + {R, 1, "", _DSPAADDR, 0x00000000, 0}, + {W, 1, "", _DSPAADDR, 0x00000000, 0}, + {R, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, + {W, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, + {R, 1, "", _PIPEASTAT, 0x00000000, 0}, + {W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, + {R, 4392, "", _PIPEASTAT, 0x00000000, 0}, + {M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on", 0x0, 0xcf8e64, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {M, 1, "[drm:ironlake_edp_panel_on], Turn eDP power on", 0x0, 0xcf8e64, 0}, + {R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, + {M, 1, "[drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:abcd0008", 0x0, 0xcf8e64, 0}, + {R, 2, "", PCH_PP_STATUS, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, + {W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd000b, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd000b, 0}, + {M, 1, "[drm:ironlake_wait_panel_on], Wait for panel power on", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:abcd000b", 0x0, 0xcf8e64, 0}, + {R, 4, "", PCH_PP_STATUS, /*undocbit3 | undocbit1 | */ 0x0000000a, 0}, + {R, 16983, "", PCH_PP_STATUS, PP_ON | PP_SEQUENCE_POWER_UP | /*undocbit3 | undocbit1 | */ 0x9000000a, 0}, + {R, 17839, "", PCH_PP_STATUS, PP_ON | PP_SEQUENCE_POWER_UP | /*undocbit3 | undocbit0 | */ 0x90000009, 0}, + {R, 1, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, + {M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1", 0x0, 0xcf8e64, 0}, + {R, 2, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd000b, 0}, + {W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0003, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0003, 0}, + {M, 1, "[drm:ironlake_panel_vdd_off_sync], R PCH_PP_CONTROL:abcd0003", 0x0, 0xcf8e64, 0}, + {R, 1, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, + {W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x8e1c4104, 0}, + {R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x8e1c4104, 0}, + {R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, + {R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | (DP_PRE_EMPHASIS_9_5 & 0xc00000) | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x8cdc4104, 0}, + {M, 1, "[drm:intel_dp_link_down], ", 0x0, 0xcf8e64, 0}, + {W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0004, 0}, + {R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0004, 100}, + {W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_IDLE_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0204, 0}, + {R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_IDLE_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0204, 0}, + {W, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x0e1c0304, 0}, + {R, 2, "", DP_A, DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x0e1c0304, 0}, + {R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, + {I,}, + {W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4004, 0}, + {R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4004, 0}, + {R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, + {I,}, + {R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, + {I,}, + {R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, + {I,}, + {M, 1, "[drm:intel_dp_start_link_train], clock recovery OK", 0x0, 0x00000000, 0}, + {W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4104, 0}, + {R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4104, 0}, + {R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, + {I,}, + {R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, + {I,}, + {R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, + {I,}, + {W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4304, 0}, + {R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4304, 0}, + {R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, + {I,}, + {M, 1, "[drm:ironlake_edp_backlight_on], ", 0x0, 0x00000000, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0003, 0}, + {W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_BLC_ENABLE | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0007, 0}, + {R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_BLC_ENABLE | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0007, 0}, + {R, 1, "", _PIPEADSL, 0x00000633, 500}, + {R, 1, "", _PIPEADSL, 0x00000652, 0}, + {R, 1, "", _PIPEASTAT, 0x00000000, 0}, + {W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, + {R, 5085, "", _PIPEASTAT, 0x00000000, 0}, + {M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:intel_dp_mode_fixup], Display port link bw 0a lane count 4clock 270000", 0x0, 0xcf8e64, 0}, + {M, 1, "[drm:drm_crtc_helper_set_mode], [CRTC:3]", 0x0, 0xcf8e64, 0}, + {I,}, +}; int niodefs = sizeof (iodefs) / sizeof (iodefs[0]);

1 0

Patch set updated for coreboot: fe22975 link/graphics: New state machine
by Ronald G. Minnich 20 Mar '13

20 Mar '13

Ronald G. Minnich (rminnich(a)gmail.com) just uploaded a new patch set to gerrit, which you can find at http://review.coreboot.org/2836 -gerrit commit fe2297581e8994d3a3b6f1f2b14b534c720badcd Author: Ronald G. Minnich <rminnich(a)gmail.com> Date: Tue Mar 5 17:07:40 2013 -0800 link/graphics: New state machine This is a new state machine. It is more programmatic, in the case of auxio, and has much more symbolic naming, and very few "magic" numbers, except in the case of undocumented settings. As before, the 'pre-computed' IO ops are encoded in the iodefs table. A function, run, is passed and index into the table and runs the ops. A new operator, I, has been added. When the I operator is hit, run() returns the index of the next operator in the table. The i915lightup function runs the table. All the AUX channel ops have been removed from the table, however, and are now called as functions, using the previously committed auxio function. The iodefs table has been grouped into blocks of ops, which end in an I operator. As the lightup function progresses through startup, and the run() returns, the lightup function performs aux channel operations. This code is symbolic enough, I hope, that it will make haswell graphics bringup simpler. i915io.c, and the core of the code in i915lightup.c, were programatically generated, starting with IO logs from the DRM startup code in the kernel. It is possible to apply the tools that do this generation to newer IO logs from the kernel. Change-Id: I8a8e121dc0d9674f0c6a866343b28e179a1e3d8a Signed-off-by: Ronald G. Minnich <rminnich(a)gmail.com> Signed-off-by: Ronald G. Minnich <rminnich(a)gmail.com> --- src/mainboard/google/link/drm_dp_helper.h | 239 +++++++++ src/mainboard/google/link/i915.c | 207 +++++--- src/mainboard/google/link/i915io.c | 813 ++++++++++++------------------ src/mainboard/google/link/i915io.h | 31 +- src/mainboard/google/link/intel_dp.c | 22 +- 5 files changed, 757 insertions(+), 555 deletions(-) diff --git a/src/mainboard/google/link/drm_dp_helper.h b/src/mainboard/google/link/drm_dp_helper.h new file mode 100644 index 0000000..f2e06c3 --- /dev/null +++ b/src/mainboard/google/link/drm_dp_helper.h @@ -0,0 +1,239 @@ +/* + * Copyright 2013 Google Inc. + * Copyright © 2008 Keith Packard + * + * Permission to use, copy, modify, distribute, and sell this software and its + * documentation for any purpose is hereby granted without fee, provided that + * the above copyright notice appear in all copies and that both that copyright + * notice and this permission notice appear in supporting documentation, and + * that the name of the copyright holders not be used in advertising or + * publicity pertaining to distribution of the software without specific, + * written prior permission. The copyright holders make no representations + * about the suitability of this software for any purpose. It is provided "as + * is" without express or implied warranty. + * + * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE, + * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO + * EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR + * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, + * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER + * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE + * OF THIS SOFTWARE. + */ + +#ifndef _DRM_DP_HELPER_H_ +#define _DRM_DP_HELPER_H_ + +/* From the VESA DisplayPort spec */ + +#define AUX_NATIVE_WRITE 0x8 +#define AUX_NATIVE_READ 0x9 +#define AUX_I2C_WRITE 0x0 +#define AUX_I2C_READ 0x1 +#define AUX_I2C_STATUS 0x2 +#define AUX_I2C_MOT 0x4 + +#define AUX_NATIVE_REPLY_ACK (0x0 << 4) +#define AUX_NATIVE_REPLY_NACK (0x1 << 4) +#define AUX_NATIVE_REPLY_DEFER (0x2 << 4) +#define AUX_NATIVE_REPLY_MASK (0x3 << 4) + +#define AUX_I2C_REPLY_ACK (0x0 << 6) +#define AUX_I2C_REPLY_NACK (0x1 << 6) +#define AUX_I2C_REPLY_DEFER (0x2 << 6) +#define AUX_I2C_REPLY_MASK (0x3 << 6) + +/* AUX CH addresses */ +/* DPCD */ +#define DP_DPCD_REV 0x000 + +#define DP_MAX_LINK_RATE 0x001 + +#define DP_MAX_LANE_COUNT 0x002 +# define DP_MAX_LANE_COUNT_MASK 0x1f +# define DP_TPS3_SUPPORTED (1 << 6) +# define DP_ENHANCED_FRAME_CAP (1 << 7) + +#define DP_MAX_DOWNSPREAD 0x003 +# define DP_NO_AUX_HANDSHAKE_LINK_TRAINING (1 << 6) + +#define DP_NORP 0x004 + +#define DP_DOWNSTREAMPORT_PRESENT 0x005 +# define DP_DWN_STRM_PORT_PRESENT (1 << 0) +# define DP_DWN_STRM_PORT_TYPE_MASK 0x06 +/* 00b = DisplayPort */ +/* 01b = Analog */ +/* 10b = TMDS or HDMI */ +/* 11b = Other */ +# define DP_FORMAT_CONVERSION (1 << 3) + +#define DP_MAIN_LINK_CHANNEL_CODING 0x006 + +#define DP_EDP_CONFIGURATION_CAP 0x00d +#define DP_TRAINING_AUX_RD_INTERVAL 0x00e + +#define DP_PSR_SUPPORT 0x070 +# define DP_PSR_IS_SUPPORTED 1 +#define DP_PSR_CAPS 0x071 +# define DP_PSR_NO_TRAIN_ON_EXIT 1 +# define DP_PSR_SETUP_TIME_330 (0 << 1) +# define DP_PSR_SETUP_TIME_275 (1 << 1) +# define DP_PSR_SETUP_TIME_220 (2 << 1) +# define DP_PSR_SETUP_TIME_165 (3 << 1) +# define DP_PSR_SETUP_TIME_110 (4 << 1) +# define DP_PSR_SETUP_TIME_55 (5 << 1) +# define DP_PSR_SETUP_TIME_0 (6 << 1) +# define DP_PSR_SETUP_TIME_MASK (7 << 1) +# define DP_PSR_SETUP_TIME_SHIFT 1 + +/* link configuration */ +#define DP_LINK_BW_SET 0x100 +# define DP_LINK_BW_1_62 0x06 +# define DP_LINK_BW_2_7 0x0a +# define DP_LINK_BW_5_4 0x14 + +#define DP_LANE_COUNT_SET 0x101 +# define DP_LANE_COUNT_MASK 0x0f +# define DP_LANE_COUNT_ENHANCED_FRAME_EN (1 << 7) + +#define DP_TRAINING_PATTERN_SET 0x102 +# define DP_TRAINING_PATTERN_DISABLE 0 +# define DP_TRAINING_PATTERN_1 1 +# define DP_TRAINING_PATTERN_2 2 +# define DP_TRAINING_PATTERN_3 3 +# define DP_TRAINING_PATTERN_MASK 0x3 + +# define DP_LINK_QUAL_PATTERN_DISABLE (0 << 2) +# define DP_LINK_QUAL_PATTERN_D10_2 (1 << 2) +# define DP_LINK_QUAL_PATTERN_ERROR_RATE (2 << 2) +# define DP_LINK_QUAL_PATTERN_PRBS7 (3 << 2) +# define DP_LINK_QUAL_PATTERN_MASK (3 << 2) + +# define DP_RECOVERED_CLOCK_OUT_EN (1 << 4) +# define DP_LINK_SCRAMBLING_DISABLE (1 << 5) + +# define DP_SYMBOL_ERROR_COUNT_BOTH (0 << 6) +# define DP_SYMBOL_ERROR_COUNT_DISPARITY (1 << 6) +# define DP_SYMBOL_ERROR_COUNT_SYMBOL (2 << 6) +# define DP_SYMBOL_ERROR_COUNT_MASK (3 << 6) + +#define DP_TRAINING_LANE0_SET 0x103 +#define DP_TRAINING_LANE1_SET 0x104 +#define DP_TRAINING_LANE2_SET 0x105 +#define DP_TRAINING_LANE3_SET 0x106 + +# define DP_TRAIN_VOLTAGE_SWING_MASK 0x3 +# define DP_TRAIN_VOLTAGE_SWING_SHIFT 0 +# define DP_TRAIN_MAX_SWING_REACHED (1 << 2) +# define DP_TRAIN_VOLTAGE_SWING_400 (0 << 0) +# define DP_TRAIN_VOLTAGE_SWING_600 (1 << 0) +# define DP_TRAIN_VOLTAGE_SWING_800 (2 << 0) +# define DP_TRAIN_VOLTAGE_SWING_1200 (3 << 0) + +# define DP_TRAIN_PRE_EMPHASIS_MASK (3 << 3) +# define DP_TRAIN_PRE_EMPHASIS_0 (0 << 3) +# define DP_TRAIN_PRE_EMPHASIS_3_5 (1 << 3) +# define DP_TRAIN_PRE_EMPHASIS_6 (2 << 3) +# define DP_TRAIN_PRE_EMPHASIS_9_5 (3 << 3) + +# define DP_TRAIN_PRE_EMPHASIS_SHIFT 3 +# define DP_TRAIN_MAX_PRE_EMPHASIS_REACHED (1 << 5) + +#define DP_DOWNSPREAD_CTRL 0x107 +# define DP_SPREAD_AMP_0_5 (1 << 4) + +#define DP_MAIN_LINK_CHANNEL_CODING_SET 0x108 +# define DP_SET_ANSI_8B10B (1 << 0) + +#define DP_PSR_EN_CFG 0x170 +# define DP_PSR_ENABLE (1 << 0) +# define DP_PSR_MAIN_LINK_ACTIVE (1 << 1) +# define DP_PSR_CRC_VERIFICATION (1 << 2) +# define DP_PSR_FRAME_CAPTURE (1 << 3) + +#define DP_DEVICE_SERVICE_IRQ_VECTOR 0x201 +# define DP_REMOTE_CONTROL_COMMAND_PENDING (1 << 0) +# define DP_AUTOMATED_TEST_REQUEST (1 << 1) +# define DP_CP_IRQ (1 << 2) +# define DP_SINK_SPECIFIC_IRQ (1 << 6) + +#define DP_EDP_CONFIGURATION_SET 0x10a + +#define DP_LANE0_1_STATUS 0x202 +#define DP_LANE2_3_STATUS 0x203 +# define DP_LANE_CR_DONE (1 << 0) +# define DP_LANE_CHANNEL_EQ_DONE (1 << 1) +# define DP_LANE_SYMBOL_LOCKED (1 << 2) + +#define DP_CHANNEL_EQ_BITS (DP_LANE_CR_DONE | \ + DP_LANE_CHANNEL_EQ_DONE | \ + DP_LANE_SYMBOL_LOCKED) + +#define DP_LANE_ALIGN_STATUS_UPDATED 0x204 + +#define DP_INTERLANE_ALIGN_DONE (1 << 0) +#define DP_DOWNSTREAM_PORT_STATUS_CHANGED (1 << 6) +#define DP_LINK_STATUS_UPDATED (1 << 7) + +#define DP_SINK_STATUS 0x205 + +#define DP_RECEIVE_PORT_0_STATUS (1 << 0) +#define DP_RECEIVE_PORT_1_STATUS (1 << 1) + +#define DP_ADJUST_REQUEST_LANE0_1 0x206 +#define DP_ADJUST_REQUEST_LANE2_3 0x207 +# define DP_ADJUST_VOLTAGE_SWING_LANE0_MASK 0x03 +# define DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT 0 +# define DP_ADJUST_PRE_EMPHASIS_LANE0_MASK 0x0c +# define DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT 2 +# define DP_ADJUST_VOLTAGE_SWING_LANE1_MASK 0x30 +# define DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT 4 +# define DP_ADJUST_PRE_EMPHASIS_LANE1_MASK 0xc0 +# define DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT 6 + +#define DP_TEST_REQUEST 0x218 +# define DP_TEST_LINK_TRAINING (1 << 0) +# define DP_TEST_LINK_PATTERN (1 << 1) +# define DP_TEST_LINK_EDID_READ (1 << 2) +# define DP_TEST_LINK_PHY_TEST_PATTERN (1 << 3) /* DPCD >= 1.1 */ + +#define DP_TEST_LINK_RATE 0x219 +# define DP_LINK_RATE_162 (0x6) +# define DP_LINK_RATE_27 (0xa) + +#define DP_TEST_LANE_COUNT 0x220 + +#define DP_TEST_PATTERN 0x221 + +#define DP_TEST_RESPONSE 0x260 +# define DP_TEST_ACK (1 << 0) +# define DP_TEST_NAK (1 << 1) +# define DP_TEST_EDID_CHECKSUM_WRITE (1 << 2) + +#define DP_SET_POWER 0x600 +# define DP_SET_POWER_D0 0x1 +# define DP_SET_POWER_D3 0x2 + +#define DP_PSR_ERROR_STATUS 0x2006 +# define DP_PSR_LINK_CRC_ERROR (1 << 0) +# define DP_PSR_RFB_STORAGE_ERROR (1 << 1) + +#define DP_PSR_ESI 0x2007 +# define DP_PSR_CAPS_CHANGE (1 << 0) + +#define DP_PSR_STATUS 0x2008 +# define DP_PSR_SINK_INACTIVE 0 +# define DP_PSR_SINK_ACTIVE_SRC_SYNCED 1 +# define DP_PSR_SINK_ACTIVE_RFB 2 +# define DP_PSR_SINK_ACTIVE_SINK_SYNCED 3 +# define DP_PSR_SINK_ACTIVE_RESYNC 4 +# define DP_PSR_SINK_INTERNAL_ERROR 7 +# define DP_PSR_SINK_STATE_MASK 0x07 + +#define MODE_I2C_START 1 +#define MODE_I2C_WRITE 2 +#define MODE_I2C_READ 4 +#define MODE_I2C_STOP 8 + +#endif /* _DRM_DP_HELPER_H_ */ diff --git a/src/mainboard/google/link/i915.c b/src/mainboard/google/link/i915.c index 1c82e17..f36c85f 100644 --- a/src/mainboard/google/link/i915.c +++ b/src/mainboard/google/link/i915.c @@ -19,6 +19,7 @@ #include <types.h> #include <string.h> +#include <stdlib.h> #include <device/device.h> #include <device/device.h> #include <device/pci_def.h> @@ -62,18 +63,29 @@ extern int oprom_is_loaded; #define READ32(addr) io_i915_READ32(addr) #define WRITE32(val, addr) io_i915_WRITE32(val, addr) +static char *regname(unsigned long addr) +{ + static char name[16]; + sprintf(name, "0x%lx", addr); + return name; +} + unsigned long io_i915_READ32(unsigned long addr) { - unsigned long val; - outl(addr, addrport); - val = inl(dataport); - return val; + unsigned long val; + outl(addr, addrport); + val = inl(dataport); + if (verbose & vio) + printk(BIOS_SPEW, "%s: Got %08lx\n", regname(addr), val); + return val; } void io_i915_WRITE32(unsigned long val, unsigned long addr) { - outl(addr, addrport); - outl(val, dataport); + if (verbose & vio) + printk(BIOS_SPEW, "%s: outl %08lx\n", regname(addr), val); + outl(addr, addrport); + outl(val, dataport); } @@ -101,13 +113,6 @@ setgtt(int start, int end, unsigned long base, int inc) } } -static char *regname(unsigned long addr) -{ - static char name[16]; - sprintf(name, "0x%lx", addr); - return name; -} - static unsigned long tickspermicrosecond = 1795; static unsigned long long globalstart; @@ -125,6 +130,7 @@ static unsigned long globalmicroseconds(void) } extern struct iodef iodefs[]; +extern int niodefs; static int i915_init_done = 0; @@ -134,11 +140,7 @@ static void palette(void) int i; unsigned long color = 0; - for (i = 0; i < 256; i++, color += 0x010101){ - if (verbose & vio)printk(BIOS_SPEW, - "_LGC_PALETTE_A+%08x: outl %08lx\n", - i<<2, color); - + for(i = 0; i < 256; i++, color += 0x010101){ io_i915_WRITE32(color, _LGC_PALETTE_A + (i<<2)); } } @@ -169,31 +171,15 @@ void fill_lb_framebuffer(struct lb_framebuffer *framebuffer) } -int i915lightup(unsigned int physbase, unsigned int iobase, unsigned int mmio, - unsigned int gfx); +static unsigned long times[4096]; -int i915lightup(unsigned int pphysbase, - unsigned int piobase, - unsigned int pmmio, - unsigned int pgfx) +static int run(int index) { int i, prev = 0; struct iodef *id, *lastidread = 0; unsigned long u, t; - static unsigned long times[4096]; - mmio = (void *)pmmio; - addrport = piobase; - dataport = addrport + 4; - physbase = pphysbase; - graphics = pgfx; - printk(BIOS_SPEW, - "i915lightup: graphics %p mmio %p" - "addrport %04x physbase %08x\n", - (void *)graphics, mmio, addrport, physbase); - globalstart = rdtscll(); - /* state machine! */ - for (i = 0, id = iodefs; id->op; i++, id++){ + for(i = index, id = &iodefs[i]; id->op; i++, id++){ switch(id->op){ case M: if (verbose & vmsg) printk(BIOS_SPEW, "%ld: %s\n", @@ -204,8 +190,8 @@ int i915lightup(unsigned int pphysbase, break; case R: u = READ32(id->addr); - if (verbose & vio)printk(BIOS_SPEW, "%s: Got %08lx, expect %08lx\n", - regname(id->addr), u, id->data); + if (verbose & vio) + printk(BIOS_SPEW, "\texpect %08lx\n", id->data); /* we're looking for something. */ if (lastidread->addr == id->addr){ /* they're going to be polling. @@ -222,14 +208,16 @@ int i915lightup(unsigned int pphysbase, lastidread = id; break; case W: - if (verbose & vio)printk(BIOS_SPEW, "%s: outl %08lx\n", regname(id->addr), - id->data); WRITE32(id->data, id->addr); if (id->addr == PCH_PP_CONTROL){ + if (verbose & vio) + printk(BIOS_SPEW, "PCH_PP_CONTROL\n"); switch(id->data & 0xf){ case 8: break; case 7: break; default: udelay(100000); + if (verbose & vio) + printk(BIOS_SPEW, "U %d\n", 100000); } } break; @@ -240,8 +228,11 @@ int i915lightup(unsigned int pphysbase, } else { verbose = prev; } + printk(BIOS_SPEW, "Change verbosity to %d\n", verbose); break; case I: + printk(BIOS_SPEW, "run: return %d\n", i+1); + return i+1; break; default: printk(BIOS_SPEW, "BAD TABLE, opcode %d @ %d\n", id->op, i); @@ -249,27 +240,125 @@ int i915lightup(unsigned int pphysbase, } if (id->udelay) udelay(id->udelay); - times[i] = globalmicroseconds(); - } - /* optional, we don't even want to take timestamp overhead - * if we can avoid it. */ - if (0) - for (i = 0, id = iodefs; id->op; i++, id++){ - switch(id->op){ - case R: - printk(BIOS_SPEW, "%ld: R %08lx\n", times[i], id->addr); - break; - case W: - printk(BIOS_SPEW, "%ld: W %08lx %08lx\n", times[i], - id->addr, id->data); - break; - } + if (i < ARRAY_SIZE(times)) + times[i] = globalmicroseconds(); } + printk(BIOS_SPEW, "run: return %d\n", i); + return i+1; +} + +int i915lightup(unsigned int physbase, unsigned int iobase, unsigned int mmio, + unsigned int gfx); + +int i915lightup(unsigned int pphysbase, unsigned int piobase, + unsigned int pmmio, unsigned int pgfx) +{ + int index; + u32 auxin[16], auxout[16]; + mmio = (void *)pmmio; + addrport = piobase; + dataport = addrport + 4; + physbase = pphysbase; + graphics = pgfx; + printk(BIOS_SPEW, + "i915lightup: graphics %p mmio %p" + "addrport %04x physbase %08x\n", + (void *)graphics, mmio, addrport, physbase); + globalstart = rdtscll(); + + printk(BIOS_SPEW, "Table has %d elements\n", niodefs); + index = run(0); + printk(BIOS_SPEW, "Run returns %d\n", index); + auxout[0] = 1<<31 /* dp */|0x1<<28/*R*/|DP_DPCD_REV<<8|0xe; + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 4, auxin, 14); + auxout[0] = 0<<31 /* i2c */|1<<30|0x0<<28/*W*/|0x0<<8|0x0; + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 3, auxin, 0); + index = run(index); + printk(BIOS_SPEW, "Run returns %d\n", index); + auxout[0] = 0<<31 /* i2c */|0<<30|0x0<<28/*W*/|0x0<<8|0x0; + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 3, auxin, 0); + index = run(index); + printk(BIOS_SPEW, "Run returns %d\n", index); + auxout[0] = 1<<31 /* dp */|0x0<<28/*W*/|DP_SET_POWER<<8|0x0; + auxout[1] = 0x01000000; + /* DP_SET_POWER_D0 | DP_PSR_SINK_INACTIVE */ + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 5, auxin, 0); + index = run(index); + auxout[0] = 1<<31 /* dp */|0x0<<28/*W*/|DP_LINK_BW_SET<<8|0x8; + auxout[1] = 0x0a840000; + /*( DP_LINK_BW_2_7 &0xa)|0x0000840a*/ + auxout[2] = 0x00000000; + auxout[3] = 0x01000000; + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 13, auxin, 0); + index = run(index); + auxout[0] = 1<<31 /* dp */|0x0<<28/*W*/|DP_TRAINING_PATTERN_SET<<8|0x0; + auxout[1] = 0x21000000; + /* DP_TRAINING_PATTERN_1 | DP_LINK_SCRAMBLING_DISABLE | + * DP_SYMBOL_ERROR_COUNT_BOTH |0x00000021*/ + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 5, auxin, 0); + index = run(index); + auxout[0] = 1<<31 /* dp */|0x0<<28/*W*/|DP_TRAINING_LANE0_SET<<8|0x3; + auxout[1] = 0x00000000; + /* DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0 |0x00000000*/ + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 8, auxin, 0); + index = run(index); + auxout[0] = 1<<31 /* dp */|0x1<<28/*R*/|DP_LANE0_1_STATUS<<8|0x5; + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 4, auxin, 5); + index = run(index); + auxout[0] = 1<<31 /* dp */|0x0<<28/*W*/|DP_TRAINING_PATTERN_SET<<8|0x0; + auxout[1] = 0x22000000; + /* DP_TRAINING_PATTERN_2 | DP_LINK_SCRAMBLING_DISABLE | + * DP_SYMBOL_ERROR_COUNT_BOTH |0x00000022*/ + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 5, auxin, 0); + index = run(index); + auxout[0] = 1<<31 /* dp */|0x0<<28/*W*/|DP_TRAINING_LANE0_SET<<8|0x3; + auxout[1] = 0x00000000; + /* DP_TRAIN_VOLTAGE_SWING_400 | DP_TRAIN_PRE_EMPHASIS_0 |0x00000000*/ + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 8, auxin, 0); + index = run(index); + auxout[0] = 1<<31 /* dp */|0x1<<28/*R*/|DP_LANE0_1_STATUS<<8|0x5; + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 4, auxin, 5); + index = run(index); + auxout[0] = 1<<31 /* dp */|0x0<<28/*W*/|DP_TRAINING_PATTERN_SET<<8|0x0; + auxout[1] = 0x00000000; + /* DP_TRAINING_PATTERN_DISABLE | DP_LINK_QUAL_PATTERN_DISABLE | + * DP_SYMBOL_ERROR_COUNT_BOTH |0x00000000*/ + intel_dp_aux_ch(DPA_AUX_CH_CTL, DPA_AUX_CH_DATA1, auxout, 5, auxin, 0); + index = run(index); - setgtt(0, 4520, physbase, 4096); + if (index != niodefs) + printk(BIOS_ERR, "Left over IO work in i915_lightup" + " -- this is likely a table error. " + "Only %d of %d were done.\n", index, niodefs); + printk(BIOS_SPEW, "DONE startup\n"); + verbose = 0; + /* GTT is the Global Translation Table for the graphics pipeline. + * It is used to translate graphics addresses to physical + * memory addresses. As in the CPU, GTTs map 4K pages. + * There are 32 bits per pixel, or 4 bytes, + * which means 1024 pixels per page. + * There are 4250 GTTs on Link: + * 2650 (X) * 1700 (Y) pixels / 1024 pixels per page. + * The setgtt function adds a further bit of flexibility: + * it allows you to set a range (the first two parameters) to point + * to a physical address (third parameter);the physical address is + * incremented by a count (fourth parameter) for each GTT in the + * range. + * Why do it this way? For ultrafast startup, + * we can point all the GTT entries to point to one page, + * and set that page to 0s: + * memset(physbase, 0, 4096); + * setgtt(0, 4250, physbase, 0); + * this takes about 2 ms, and is a win because zeroing + * the page takes a up to 200 ms. We will be exploiting this + * trick in a later rev of this code. + * This call sets the GTT to point to a linear range of pages + * starting at physbase. + */ + setgtt(0, FRAME_BUFFER_PAGES, physbase, 4096); printk(BIOS_SPEW, "memset %p to 0 for %d bytes\n", - (void *)graphics, 4520*4096); - memset((void *)graphics, 0, 4520*4096); + (void *)graphics, FRAME_BUFFER_BYTES); + memset((void *)graphics, 0, FRAME_BUFFER_BYTES); printk(BIOS_SPEW, "%ld microseconds\n", globalmicroseconds()); i915_init_done = 1; oprom_is_loaded = 1; diff --git a/src/mainboard/google/link/i915io.c b/src/mainboard/google/link/i915io.c index eaa2e94..308ace6 100644 --- a/src/mainboard/google/link/i915io.c +++ b/src/mainboard/google/link/i915io.c @@ -16,485 +16,342 @@ * along with this program; if not, write to the Free Software * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA */ + #include <stdint.h> #include "i915io.h" struct iodef iodefs[] = { -{V,0,}, -//{V, 7, }, -{W, 1, "", PCH_GMBUS0, 0x00000000, }, -{R, 1, "", PP_ON_DELAYS, 0x00000000, }, -{R, 1, "", PP_OFF_DELAYS, 0x00000000, }, -{W, 1, "", PP_ON_DELAYS, 0x019007d0, }, -{W, 1, "", PP_OFF_DELAYS, 0x015e07d0, }, -{M, 1, "[drm:intel_detect_pch], Found PatherPoint PCH"}, -{M, 1, "[drm:i915_load_modeset_init], failed to find VBIOS tables"}, -{R, 50, "", 0x130040, 0x00000001, 10}, -{W, 1, "", 0xa188, 0x00010001, }, -{R, 1, "", 0xa188, 0x00010001, }, -{R, 1, "", 0x130040, 0x00000001, }, -{R, 1, "", 0x13805c, 0x40000000, }, -{R, 1, "", 0xa180, 0x84100020, }, -{W, 1, "", 0xa188, 0x00010000, }, -{R, 1, "", 0x120000, 0x00000000, }, -{M, 1, "[drm:intel_init_display], Using MT version of forcewake"}, -{R, 1, "", 0x145d10, 0x2010040c, }, -{M, 1, "[drm:intel_modeset_init], 3 display pipes available."}, -{R, 1, "", _PIPEACONF, 0x00000000, }, -{W, 1, "", _PIPEACONF, 0x00000000, }, -{R, 1, "", _PIPEBCONF, 0x00000000, }, -{W, 1, "", _PIPEBCONF, 0x00000000, }, -{R, 1, "", 0x72008, 0x00000000, }, -{W, 1, "", 0x72008, 0x00000000, }, -{R, 1, "", _PIPEACONF, 0x00000000, }, -{W, 1, "", _PIPEACONF, 0x00000000, }, -{R, 1, "", _PIPEBCONF, 0x00000000, }, -{W, 1, "", _PIPEBCONF, 0x00000000, }, -{R, 1, "", 0x72008, 0x00000000, }, -{W, 1, "", 0x72008, 0x00000000, }, -{R, 1, "", _PIPEACONF, 0x00000000, }, -{W, 1, "", _PIPEACONF, 0x00000000, }, -{R, 1, "", _PIPEBCONF, 0x00000000, }, -{W, 1, "", _PIPEBCONF, 0x00000000, }, -{R, 1, "", 0x72008, 0x00000000, }, -{W, 1, "", 0x72008, 0x00000000, 300}, -{W, 1, "", CPU_VGACNTRL, 0x80000000, }, -{R, 1, "", CPU_VGACNTRL, 0x80000000, }, -{R, 1, "", 0x64000, 0x0000001c, }, -{R, 1, "", PCH_PP_ON_DELAYS, 0x47d007d0, }, -{R, 1, "", PCH_PP_OFF_DELAYS, 0x01f407d0, }, -{R, 1, "", PCH_PP_DIVISOR, 0x00186906, }, -{M, 1, "[drm:intel_dp_init], cur t1_t3 2000 t8 2000 t9 2000 t10 500" - "t11_t12 6000"}, -{M, 1, "[drm:intel_dp_init], vbt t1_t3 0 t8 0 t9 0 t10 0 t11_t12 0"}, -{M, 1, "[drm:intel_dp_init], panel power up delay 200," - "power down delay 50, power cycle delay 600"}, -{M, 1, "[drm:intel_dp_init], backlight on delay 200, off delay 200"}, -{M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on"}, -{R, 1, "", PCH_PP_CONTROL, 0x00000000, }, -{R, 1, "", PCH_PP_STATUS, 0x00000000, }, -{M, 1, "[drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle"}, -{M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:00000000"}, -{R, 2, "", PCH_PP_STATUS, 0x00000000, }, -{R, 1, "", PCH_PP_CONTROL, 0x00000000, }, -{W, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{M, 1, "[drm:ironlake_edp_panel_vdd_on], R PCH_PP_CONTROL:abcd0008"}, -{R, 2, "", PCH_PP_STATUS, 0x00000000, }, -{M, 1, "[drm:ironlake_edp_panel_vdd_on], eDP was not running"}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{R, 1, "", PCH_PP_STATUS, 0x00000000, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x014300c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x9000000e, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd24500c8, }, -{R, 2, "", DPA_AUX_CH_CTL, 0x814500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x807500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x810500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x410500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x530500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00110a84, }, -{R, 1, "", DPA_AUX_CH_DATA2, 0x41000001, }, -{R, 1, "", DPA_AUX_CH_DATA3, 0xc0020000, }, -{R, 1, "", DPA_AUX_CH_DATA4, 0x001f0000, }, -{M, 1, "[drm:intel_dp_i2c_init], i2c_init DPDDC-A"}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{R, 1, "", PCH_PP_STATUS, 0x00000000, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x010500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x40000000, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd23500c8, }, -{R, 2, "", DPA_AUX_CH_CTL, 0x810500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x401500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x521500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00000000, }, -{R, 1, "", PCH_PP_STATUS, 0x00000000, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{R, 1, "", PCH_PP_STATUS, 0x00000000, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x001500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x00000000, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd23500c8, }, -{R, 2, "", DPA_AUX_CH_CTL, 0x801500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x401500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x521500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00000000, }, -{M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1"}, -{R, 1, "", BLC_PWM_CPU_CTL, 0x000010ce, }, -{M, 1, "[drm:intel_panel_get_backlight], get backlight PWM = 4302"}, -{M, 1, "[drm:intel_dp_aux_ch], dp_aux_ch timeout status 0x5145003f"}, -{M, 1, "[drm:intel_dp_i2c_aux_ch], aux_ch failed -110"}, -{M, 1, -"[drm:ironlake_init_pch_refclk], has_panel 1 has_lvds 0 has_pch_edp 0" - "has_cpu_edp 1 has_ck505 0"}, -{R, 1, "", PCH_DREF_CONTROL, 0x00000000, }, -{M, 1, "[drm:ironlake_init_pch_refclk], Using SSC on panel"}, -{W, 1, "", PCH_DREF_CONTROL, 0x00001402, }, -{R, 1, "", PCH_DREF_CONTROL, 0x00001402, 200}, -{M, 1, "[drm:ironlake_init_pch_refclk], Using SSC on eDP"}, -{W, 1, "", PCH_DREF_CONTROL, 0x00005402, }, -{R, 1, "", PCH_DREF_CONTROL, 0x00005402, 200}, -{W, 1, "", ILK_DSPCLK_GATE, 0x10000000, }, -{W, 1, "", WM3_LP_ILK, 0x00000000, }, -{W, 1, "", WM2_LP_ILK, 0x00000000, }, -{W, 1, "", WM1_LP_ILK, 0x00000000, }, -{W, 1, "", 0x9404, 0x00002000, }, -{W, 1, "", ILK_DSPCLK_GATE, 0x10000000, }, -{W, 1, "", IVB_CHICKEN3, 0x00000024, }, -{W, 1, "", 0x7010, 0x04000400, }, -{W, 1, "", 0xb01c, 0x3c4fff8c, }, -{W, 1, "", 0xb030, 0x20000000, }, -{R, 1, "", 0x9030, 0x00000000, }, -{W, 1, "", 0x9030, 0x00000800, }, -{R, 1, "", _DSPACNTR, 0x00000000, }, -{W, 1, "", _DSPACNTR, 0x00004000, }, -{R, 1, "", _DSPAADDR, 0x00000000, }, -{W, 1, "", _DSPAADDR, 0x00000000, }, -{R, 1, "", _DSPASIZE+0xc, 0x00000000, }, -{W, 1, "", _DSPASIZE+0xc, 0x00000000, }, -{R, 1, "", _DSPBCNTR, 0x00000000, }, -{W, 1, "", _DSPBCNTR, 0x00004000, }, -{R, 1, "", _DSPBADDR, 0x00000000, }, -{W, 1, "", _DSPBADDR, 0x00000000, }, -{R, 1, "", _DSPBSURF, 0x00000000, }, -{W, 1, "", _DSPBSURF, 0x00000000, }, -{R, 1, "", _DVSACNTR, 0x00000000, }, -{W, 1, "", _DVSACNTR, 0x00004000, }, -{R, 1, "", _DVSALINOFF, 0x00000000, }, -{W, 1, "", _DVSALINOFF, 0x00000000, }, -{R, 1, "", _DVSASURF, 0x00000000, }, -{W, 1, "", _DVSASURF, 0x00000000, }, -{W, 1, "", SOUTH_DSPCLK_GATE_D, 0x20000000, }, -{R, 1, "", SOUTH_CHICKEN2, 0x00000000, }, -{W, 1, "", SOUTH_CHICKEN2, 0x00000001, }, -{W, 1, "", _TRANSA_CHICKEN2, 0x80000000, }, -{W, 1, "", _TRANSB_CHICKEN2, 0x80000000, }, -/* to here, it works ok with v0 */ -//{V, 7,}, -{M, 1, "[drm:drm_edid_to_eld], ELD:no CEA Extension found"}, -{M, 1, "[drm:drm_helper_probe_single_connector_modes], [CONNECTOR:6:eDP-1]" - "probed modes :"}, -{M, 1, "[drm:drm_mode_debug_printmodeline]," -"Modeline 0:\"2560x1700\" 60 285250 2560 2608 2640 2720 1700 1703 1713 1749" -"0x48 0xa"}, -{M, 1, "[drm:drm_setup_crtcs], "}, -{M, 1, "[drm:drm_enable_connectors], connector 6 enabled? yes"}, -{M, 1, "[drm:drm_setup_crtcs], picking CRTCs for 8192x8192 config"}, -{M, 1, "[drm:drm_setup_crtcs], desired mode 2560x1700 set on crtc 3"}, -{M, 1, "[drm:drm_helper_probe_single_connector_modes], [CONNECTOR:6:eDP-1]"}, -{M, 1, "[drm:intel_dp_detect], DPCD:110a8441000001c0"}, -{M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on"}, -//{V, 7,}, -{M, 1, "[drm:intel_dp_detect], DPCD:110a8441000001c0"}, -{M, 1, "[drm:drm_enable_connectors], connector 6 enabled? yes"}, -{M, 1, "[drm:intel_get_load_detect_pipe], [CONNECTOR:6:eDP-1]," -"[ENCODER:7:TMDS-7]"}, -{M, 1, "[drm:intel_dp_mode_fixup], Display port link bw 0a lane count 4" -"clock 270000"}, -{M, 1, "[drm:drm_crtc_helper_set_mode], [CRTC:3]"}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{R, 1, "", PCH_PP_STATUS, 0x00000000, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x001500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x80060000, }, -{W, 1, "", DPA_AUX_CH_DATA2, 0x01000000, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd25500c8, }, -{R, 2, "", DPA_AUX_CH_CTL, 0x801500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x401500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x521500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00000000, }, -{R, 1, "", 0x64000, 0x0000001c, }, -{M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1"}, -#if 0 -/* I hope we never try to use this. It is left here as a documentation thing. */ -/* SCALING HACK */ -/* these were determined by reading registers. - * They should stretch the display. - * They don't. - * From u-boot? After vbios? - */ -{V, 7, }, -{M, 1, "Turning on panel fitter (must be done before power cycle)"}, -{W, 1, "Enabled,PIPEA,Hardcoded edge enhance", _PFA_CTL_1, 0x80800000, }, -/* status: can't ever set vscale. - * Which may be why we get no display at all if we try. */ -{W, 1, "stretch", _PFA_VSCALE, /*0x00004000*/0xffffffff, }, -{W, 1, "stretch", _PFA_HSCALE, /*0x00004000*/0xffffffff, }, -{W, 1, "2560x1700", _PFA_WIN_SZ, 0x0a0006a4, }, -//{W, 1, "2560x1700", _PFA_WIN_SZ, 0x05000352, }, -{W, 1, "@[0,0]", _PFA_WIN_POS, 0x00000000, }, -{R, 1, "Vstretch", _PFA_VSCALE, 0x00004000, }, -{R, 1, "Hstretch", _PFA_HSCALE, 0x00004000, }, -{R, 1, "2560x1700", _PFA_WIN_SZ, 0x0a0006a4, }, -{R, 1, "@[0,0]", _PFA_WIN_POS, 0x00000000, }, -{R, 1, "Enabled,PIPEA,Hardcoded edge enhance", _PFA_CTL_1, 0x80800000, }, -{V,0,}, -/* END SCALING HACK */ -#endif -{R, 2, "", PCH_DP_D, 0x00000004, }, -{R, 1, "", _PIPEACONF, 0x00000000, }, -{W, 1, "", _PIPEACONF, 0x00000040, }, -{R, 1, "", _PIPEACONF, 0x00000040, }, -{M, 1, "[drm:ironlake_crtc_mode_set], Mode for pipe 0:"}, -{M, 1, "[drm:drm_mode_debug_printmodeline]," -"Modeline 0:\"2560x1700\" 60 285250 2560 2608 2640 2720 1700 1703 1713 1749" -" 0x48 0xa"}, -{W, 1, "", _TRANSA_DATA_M1, 0x00000000, }, -{W, 1, "", _TRANSA_DATA_N1, 0x00000000, }, -{W, 1, "", _TRANSA_DP_LINK_M1, 0x00000000, }, -{W, 1, "", _TRANSA_DP_LINK_N1, 0x00000000, }, -{W, 1, "", _PCH_FPA1, 0x00020e08, }, -{W, 1, "", _VSYNCSHIFT_A, 0x00000000, }, -{W, 1, "", _HTOTAL_A, 0x0a9f09ff, }, -{W, 1, "", _HBLANK_A, 0x0a9f09ff, }, -{W, 1, "", _HSYNC_A, 0x0a4f0a2f, }, -{W, 1, "", _VTOTAL_A, 0x06d406a3, }, -{W, 1, "", _VBLANK_A, 0x06d406a3, }, -{W, 1, "", _VSYNC_A, 0x06b006a6, }, -{W, 1, "", _PIPEASRC, 0x09ff06a3, }, -{W, 1, "", _PIPEA_DATA_M1, 0x7e4e58a4, }, -{W, 1, "", _PIPEA_DATA_N1, 0x0083d600, }, -{W, 1, "", _PIPEA_LINK_M1, 0x00045a42, }, -{W, 1, "", _PIPEA_LINK_N1, 0x00041eb0, }, -{M, 1, "[drm:ironlake_set_pll_edp], eDP PLL enable for clock 270000"}, -{R, 1, "", 0x64000, 0x0000001c, }, -{W, 1, "", 0x64000, 0x0000001c, }, -{R, 1, "", 0x64000, 0x0000001c, 500}, -{W, 1, "", _PIPEACONF, 0x00000050, }, -{R, 1, "", _PIPEACONF, 0x00000050, }, -{R, 1, "", _PIPEASTAT, 0x00000000, }, -{W, 1, "", _PIPEASTAT, 0x00000002, }, -{R, 4562, "", _PIPEASTAT, 0x00000000, }, -{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out"}, -{W, 1, "", _DSPACNTR, 0x40000000, }, -{R, 2, "", _DSPACNTR, 0x40000000, }, -{W, 1, "", _DSPACNTR, 0x58004000, }, -{M, 1, "[drm:ironlake_update_plane], Writing base 00000000 00000000 0 0 10240"}, -{W, 1, "", _DSPASTRIDE, 0x00002800, }, -{W, 1, "", _DSPASIZE+0xc, 0x00000000, }, -{W, 1, "", _DSPACNTR+0x24, 0x00000000, }, -{W, 1, "", _DSPAADDR, 0x00000000, }, -{R, 1, "", _DSPACNTR, 0x58004000, }, -{R, 1, "", 0x145d10, 0x2010040c, }, -{R, 1, "", WM0_PIPEA_ILK, 0x00783818, }, -{W, 1, "", WM0_PIPEA_ILK, 0x00183806, }, -{M, 1, "[drm:sandybridge_update_wm], FIFO watermarks For pipe A - plane 24," -"cursor:6"}, -{W, 1, "", WM3_LP_ILK, 0x00000000, }, -{W, 1, "", WM2_LP_ILK, 0x00000000, }, -{W, 1, "", WM1_LP_ILK, 0x00000000, }, -{R, 1, "", 0x145d10, 0x2010040c, }, -{M, 1, "[drm:ironlake_check_srwm], watermark 1:display plane 38, fbc lines 3," -"cursor 6"}, -{R, 1, "", 0x145d10, 0x2010040c, }, -{W, 1, "", WM1_LP_ILK, 0x84302606, }, -{R, 1, "", 0x145d10, 0x2010040c, }, -{M, 1,"[drm:ironlake_check_srwm], watermark 2:display plane 145, fbc lines 3," - "cursor 6"}, -{R, 1, "", 0x145d10, 0x2010040c, }, -{W, 1, "", WM2_LP_ILK, 0x90309106, }, -{R, 1, "", 0x145d10, 0x2010040c, }, -{M, 1, "[drm:ironlake_check_srwm], watermark 3:display plane 288, fbc lines 4," - "cursor 10"}, -{R, 1, "", 0x145d10, 0x2010040c, }, -{W, 1, "", WM3_LP_ILK, 0xa041200a, }, -{M, 1, "[drm:drm_crtc_helper_set_mode], [ENCODER:7:TMDS-7]" - "set [MODE:0:2560x1700]"}, -{M, 1, "[drm:ironlake_edp_pll_on], "}, -{R, 1, "", 0x64000, 0x0000001c, }, -{W, 1, "", 0x64000, 0x0000401c, }, -{R, 1, "", 0x64000, 0x0000401c, 200}, -{R, 1, "", 0x64000, 0x0000401c, }, -{R, 1, "", 0x145d10, 0x2010040c, }, -{R, 1, "", WM0_PIPEA_ILK, 0x00183806, }, -{W, 1, "", WM0_PIPEA_ILK, 0x00183806, }, -{M, 1, "[drm:sandybridge_update_wm], FIFO watermarks For pipe A - plane 24," -"cursor:6"}, -{W, 1, "", WM3_LP_ILK, 0x00000000, }, -{W, 1, "", WM2_LP_ILK, 0x00000000, }, -{W, 1, "", WM1_LP_ILK, 0x00000000, }, -{R, 1, "", 0x145d10, 0x2010040c, }, -{M, 1, "[drm:ironlake_check_srwm], watermark 1:display plane 38, fbc lines 3," - "cursor 6"}, -{R, 1, "", 0x145d10, 0x2010040c, }, -{W, 1, "", WM1_LP_ILK, 0x84302606, }, -{R, 1, "", 0x145d10, 0x2010040c, }, -{M, 1, "[drm:ironlake_check_srwm], watermark 2:display plane 145, fbc lines 3," - "cursor 6"}, -{R, 1, "", 0x145d10, 0x2010040c, }, -{W, 1, "", WM2_LP_ILK, 0x90309106, }, -{R, 1, "", 0x145d10, 0x2010040c, }, -{M, 1, "[drm:ironlake_check_srwm], watermark 3:display plane 288, fbc lines 4," - "cursor 10"}, -{R, 1, "", 0x145d10, 0x2010040c, }, -{W, 1, "", WM3_LP_ILK, 0xa041200a, }, -{R, 1, "", _FDI_TXA_CTL, 0x00040000, }, -{W, 1, "", _FDI_TXA_CTL, 0x00040000, }, -{R, 1, "", _FDI_TXA_CTL, 0x00040000, }, -{R, 1, "", _FDI_RXA_CTL, 0x00000040, }, -{R, 1, "", _PIPEACONF, 0x00000050, }, -{W, 1, "", _FDI_RXA_CTL, 0x00020040, }, -{R, 1, "", _FDI_RXA_CTL, 0x00020040, 100}, -{R, 1, "", SOUTH_CHICKEN1, 0x00000000, }, -{W, 2, "", SOUTH_CHICKEN1, 0x00000000, }, -{R, 1, "", SOUTH_CHICKEN1, 0x00000000, }, -{R, 1, "", _FDI_TXA_CTL, 0x00040000, }, -{W, 1, "", _FDI_TXA_CTL, 0x00040000, }, -{R, 1, "", _FDI_RXA_CTL, 0x00020040, }, -{R, 1, "", _PIPEACONF, 0x00000050, }, -{W, 1, "", _FDI_RXA_CTL, 0x00020040, }, -{R, 1, "", _FDI_RXA_CTL, 0x00020040, 100}, -{P, 1, "Set palette", }, -{R, 1, "", _PIPEACONF, 0x00000050, }, -{W, 1, "", _PIPEACONF, 0x80000050, }, -{R, 1, "", _PIPEASTAT, 0x00000000, }, -{W, 1, "", _PIPEASTAT, 0x00000002, }, -{R, 4533, "", _PIPEASTAT, 0x00000000, }, -{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out"}, -{R, 1, "", _PIPEACONF, 0xc0000050, }, -{R, 1, "", _DSPACNTR, 0x58004000, }, -{W, 1, "", _DSPACNTR, 0xd8004000, }, -{R, 1, "", _DSPAADDR, 0x00000000, }, -{W, 1, "", _DSPAADDR, 0x00000000, }, -{R, 1, "", _DSPASIZE+0xc, 0x00000000, }, -{W, 1, "", _DSPASIZE+0xc, 0x00000000, }, -{R, 1, "", _PIPEASTAT, 0x00000000, }, -{W, 1, "", _PIPEASTAT, 0x00000002, }, -{R, 4392, "", _PIPEASTAT, 0x00000000, }, -{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out"}, -{M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on"}, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{M, 1, "[drm:ironlake_edp_panel_on], Turn eDP power on"}, -{R, 1, "", PCH_PP_STATUS, 0x00000000, }, -{M, 1, "[drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle"}, -{M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:abcd0008"}, -{R, 2, "", PCH_PP_STATUS, 0x00000000, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0008, }, -{W, 1, "", PCH_PP_CONTROL, 0xabcd000b, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd000b, }, -{M, 1, "[drm:ironlake_wait_panel_on], Wait for panel power on"}, -{M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:abcd000b"}, -{R, 4, "", PCH_PP_STATUS, 0x0000000a, }, -{R, 16983, "", PCH_PP_STATUS, 0x9000000a, }, -{R, 17839, "", PCH_PP_STATUS, 0x90000009, }, -{R, 1, "", PCH_PP_STATUS, 0x80000008, }, -//{V, 7,}, -{M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1"}, -{R, 2, "", PCH_PP_CONTROL, 0xabcd000b, }, -{W, 1, "", PCH_PP_CONTROL, 0xabcd0003, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0003, }, -{M, 1, "[drm:ironlake_panel_vdd_off_sync], R PCH_PP_CONTROL:abcd0003"}, -{R, 1, "", PCH_PP_STATUS, 0x80000008, }, -{W, 1, "", 0x64000, 0x8e1c4104, }, -{R, 1, "", 0x64000, 0x8e1c4104, }, -{R, 2, "", PCH_PP_STATUS, 0x80000008, }, -{R, 1, "", 0x64000, 0x8cdc4104, }, -{M, 1, "[drm:intel_dp_link_down], "}, -{W, 1, "", 0x64000, 0x8e1c0004, }, -{R, 1, "", 0x64000, 0x8e1c0004, 100}, -{W, 1, "", 0x64000, 0x8e1c0204, }, -{R, 1, "", 0x64000, 0x8e1c0204, }, -{W, 1, "", 0x64000, 0x0e1c0304, }, -{R, 2, "", 0x64000, 0x0e1c0304, }, -{R, 2, "", PCH_PP_STATUS, 0x80000008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x007500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x80010008, }, -{W, 1, "", DPA_AUX_CH_DATA2, 0x0a840000, }, -{W, 1, "", DPA_AUX_CH_DATA3, 0x00000000, }, -{W, 1, "", DPA_AUX_CH_DATA4, 0x01000000, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd2d500c8, }, -{R, 3, "", DPA_AUX_CH_CTL, 0x807500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x401500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x521500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00000000, }, -{W, 1, "", 0x64000, 0x891c4004, }, -{R, 1, "", 0x64000, 0x891c4004, }, -{R, 2, "", PCH_PP_STATUS, 0x80000008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x001500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x80010200, }, -{W, 1, "", DPA_AUX_CH_DATA2, 0x21000000, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd25500c8, }, -{R, 2, "", DPA_AUX_CH_CTL, 0x801500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x401500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x521500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00000000, }, -{R, 2, "", PCH_PP_STATUS, 0x80000008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x001500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x80010303, }, -{W, 1, "", DPA_AUX_CH_DATA2, 0x00000000, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd28500c8, }, -{R, 3, "", DPA_AUX_CH_CTL, 0x801500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x401500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x521500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00000000, 100}, -{R, 2, "", PCH_PP_STATUS, 0x80000008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x001500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x90020205, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd24500c8, }, -{R, 2, "", DPA_AUX_CH_CTL, 0x801500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x804500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x407500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x527500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00111180, }, -{R, 1, "", DPA_AUX_CH_DATA2, 0x02000000, }, -{M, 1, "[drm:intel_dp_start_link_train], clock recovery OK"}, -{W, 1, "", 0x64000, 0x891c4104, }, -{R, 1, "", 0x64000, 0x891c4104, }, -{R, 2, "", PCH_PP_STATUS, 0x80000008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x007500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x80010200, }, -{W, 1, "", DPA_AUX_CH_DATA2, 0x22000000, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd25500c8, }, -{R, 2, "", DPA_AUX_CH_CTL, 0x807500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x401500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x521500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00000000, }, -{R, 2, "", PCH_PP_STATUS, 0x80000008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x001500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x80010303, }, -{W, 1, "", DPA_AUX_CH_DATA2, 0x00000000, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd28500c8, }, -{R, 2, "", DPA_AUX_CH_CTL, 0x801500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x800500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x401500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x521500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00000000, 400}, -{R, 2, "", PCH_PP_STATUS, 0x80000008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x001500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x90020205, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd24500c8, }, -{R, 2, "", DPA_AUX_CH_CTL, 0x801500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x804500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x407500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x527500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00777781, }, -{R, 1, "", DPA_AUX_CH_DATA2, 0x02000000, }, -{W, 1, "", 0x64000, 0x891c4304, }, -{R, 1, "", 0x64000, 0x891c4304, }, -{R, 2, "", PCH_PP_STATUS, 0x80000008, }, -{R, 1, "", DPA_AUX_CH_CTL, 0x007500c8, }, -{W, 1, "", DPA_AUX_CH_DATA1, 0x80010200, }, -{W, 1, "", DPA_AUX_CH_DATA2, 0x00000000, }, -{W, 1, "", DPA_AUX_CH_CTL, 0xd25500c8, }, -{R, 2, "", DPA_AUX_CH_CTL, 0x807500c8, 100}, -{R, 1, "", DPA_AUX_CH_CTL, 0x401500c8, }, -{W, 1, "", DPA_AUX_CH_CTL, 0x521500c8, }, -{R, 1, "", DPA_AUX_CH_DATA1, 0x00000000, }, -{M, 1, "[drm:ironlake_edp_backlight_on], "}, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0003, }, -{W, 1, "", PCH_PP_CONTROL, 0xabcd0007, }, -{R, 1, "", PCH_PP_CONTROL, 0xabcd0007, }, -{R, 1, "", _PIPEADSL, 0x00000633, 500}, -{R, 1, "", _PIPEADSL, 0x00000652, }, -{R, 1, "", _PIPEASTAT, 0x00000000, }, -{W, 1, "", _PIPEASTAT, 0x00000002, }, -{R, 5085, "", _PIPEASTAT, 0x00000000, }, -{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out"}, -{M, 1, "[drm:intel_dp_mode_fixup], Display port link bw 0a lane count 4" - "clock 270000"}, -{M, 1, "[drm:drm_crtc_helper_set_mode], [CRTC:3]"}, -{0,}, -}; +{V, 0}, +{W, 1, "", PCH_GMBUS0, 0x00000000, 0}, +{R, 1, "", PP_ON_DELAYS, ( /* T2 */ 0x0 << 16) | ( /* T5 */ 0x0 << 0) | 0x00000000, 0}, +{R, 1, "", PP_OFF_DELAYS, ( /* T3 */ 0x0 << 16) | ( /* Tx */ 0x0 << 0) | 0x00000000, 0}, +{W, 1, "", PP_ON_DELAYS, ( /* T2 */ 0x190 << 16) | ( /* T5 */ 0x7d0 << 0) | 0x019007d0, 0}, +{W, 1, "", PP_OFF_DELAYS, ( /* T3 */ 0x15e << 16) | ( /* Tx */ 0x7d0 << 0) | 0x015e07d0, 0}, +{M, 1, "[drm:intel_detect_pch], Found PatherPoint PCH", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:i915_load_modeset_init], failed to find VBIOS tables", 0x0, 0xcf8e64, 0}, +{R, 50, "", FORCEWAKE_MT_ACK, 0x00000001, 10}, +{W, 1, "", FORCEWAKE_MT, 0x00010001, 0}, +{R, 1, "", FORCEWAKE_MT, 0x00010001, 0}, +{R, 1, "", FORCEWAKE_MT_ACK, 0x00000001, 0}, +{R, 1, "", 0x13805c, 0x40000000, 0}, +{R, 1, "", 0xa180, 0x84100020, 0}, +{W, 1, "", FORCEWAKE_MT, 0x00010000, 0}, +{R, 1, "", 0x120000, 0x00000000, 0}, +{M, 1, "[drm:intel_init_display], Using MT version of forcewake", 0x0, 0xcf8e64, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{M, 1, "[drm:intel_modeset_init], 3 display pipes available.", 0x0, 0xcf8e64, 0}, +{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, +{W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, +{R, 1, "", _PIPEBCONF, 0x00000000, 0}, +{W, 1, "", _PIPEBCONF, 0x00000000, 0}, +{R, 1, "", 0x72008, 0x00000000, 0}, +{W, 1, "", 0x72008, 0x00000000, 0}, +{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, +{W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, +{R, 1, "", _PIPEBCONF, 0x00000000, 0}, +{W, 1, "", _PIPEBCONF, 0x00000000, 0}, +{R, 1, "", 0x72008, 0x00000000, 0}, +{W, 1, "", 0x72008, 0x00000000, 0}, +{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, +{W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, +{R, 1, "", _PIPEBCONF, 0x00000000, 0}, +{W, 1, "", _PIPEBCONF, 0x00000000, 0}, +{R, 1, "", 0x72008, 0x00000000, 0}, +{W, 1, "", 0x72008, 0x00000000, 300}, +{W, 1, "", CPU_VGACNTRL, 0x80000000, 0}, +{R, 1, "", CPU_VGACNTRL, 0x80000000, 0}, +{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, +{R, 1, "", PCH_PP_ON_DELAYS, PANEL_PORT_SELECT_DPA | ( /* PANEL_POWER_UP_DELAY */ 0x7d0 << 16) | ( /* PANEL_LIGHT_ON_DELAY */ 0x7d0 << 0) | 0x47d007d0, 0}, +{R, 1, "", PCH_PP_OFF_DELAYS, ( /* PANEL_POWER_DOWN_DELAY */ 0x1f4 << 16) | ( /* PANEL_LIGHT_OFF_DELAY */ 0x7d0 << 0) | 0x01f407d0, 0}, +{R, 1, "", PCH_PP_DIVISOR, 0x00186906, 0}, +{M, 1, "[drm:intel_dp_init], cur t1_t3 2000 t8 2000 t9 2000 t10 500t11_t12 6000", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:intel_dp_init], vbt t1_t3 0 t8 0 t9 0 t10 0 t11_t12 0", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:intel_dp_init], panel power up delay 200,power down" "delay 50, power cycle delay 600", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:intel_dp_init], backlight on delay 200, off delay 200", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on", 0x0, 0xcf8e64, 0}, +{R, 1, "", PCH_PP_CONTROL, 0x00000000, 0}, +{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, +{M, 1, "[drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:00000000", 0x0, 0xcf8e64, 0}, +{R, 2, "", PCH_PP_STATUS, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, 0x00000000, 0}, +{W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{M, 1, "[drm:ironlake_edp_panel_vdd_on], R PCH_PP_CONTROL:abcd0008", 0x0, 0xcf8e64, 0}, +{R, 2, "", PCH_PP_STATUS, 0x00000000, 0}, +{M, 1, "[drm:ironlake_edp_panel_vdd_on], eDP was not running", 0x0, 0xcf8e64, 0}, +{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{M, 1, "[drm:intel_dp_i2c_init], i2c_init DPDDC-A", 0x0, 0x00000000, 0}, +{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{I,}, +{M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1", 0x0, 0x00000000, 0}, +{R, 1, "", BLC_PWM_CPU_CTL, 0x000010ce, 0}, +{M, 1, "[drm:intel_panel_get_backlight], get backlight PWM = 4302", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:intel_dp_aux_ch], dp_aux_ch timeout status 0x5145003f", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:intel_dp_i2c_aux_ch], aux_ch failed -110", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:ironlake_init_pch_refclk], has_panel 1 has_lvds 0 " "has_pch_edp 0has_cpu_edp 1 has_ck505 0", 0x0, 0xcf8e64, 0}, +{R, 1, "", PCH_DREF_CONTROL, 0x00000000, 0}, +{M, 1, "[drm:ironlake_init_pch_refclk], Using SSC on panel", 0x0, 0xcf8e64, 0}, +{W, 1, "", PCH_DREF_CONTROL, DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00001402, 0}, +{R, 1, "", PCH_DREF_CONTROL, DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00001402, 200}, +{M, 1, "[drm:ironlake_init_pch_refclk], Using SSC on eDP", 0x0, 0xcf8e64, 0}, +{W, 1, "", PCH_DREF_CONTROL, DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD | DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00005402, 0}, +{R, 1, "", PCH_DREF_CONTROL, DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD | DREF_SSC_SOURCE_ENABLE | DREF_NONSPREAD_SOURCE_ENABLE | DREF_SSC1_ENABLE | 0x00005402, 200}, +{W, 1, "", ILK_DSPCLK_GATE, IVB_VRHUNIT_CLK_GATE | 0x10000000, 0}, +{W, 1, "", WM3_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, +{W, 1, "", WM2_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, +{W, 1, "", WM1_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, +{W, 1, "", 0x9404, 0x00002000, 0}, +{W, 1, "", ILK_DSPCLK_GATE, IVB_VRHUNIT_CLK_GATE | 0x10000000, 0}, +{W, 1, "", IVB_CHICKEN3, 0x00000024, 0}, +{W, 1, "", GEN7_COMMON_SLICE_CHICKEN1, 0x04000400, 0}, +{W, 1, "", 0xb01c, 0x3c4fff8c, 0}, +{W, 1, "", GEN7_L3_CHICKEN_MODE_REGISTER, 0x20000000, 0}, +{R, 1, "", GEN7_SQ_CHICKEN_MBCUNIT_CONFIG, 0x00000000, 0}, +{W, 1, "", GEN7_SQ_CHICKEN_MBCUNIT_CONFIG, 0x00000800, 0}, +{R, 1, "", _DSPACNTR, ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | 0x00000000, 0}, +{W, 1, "", _DSPACNTR, ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x00004000, 0}, +{R, 1, "", _DSPAADDR, 0x00000000, 0}, +{W, 1, "", _DSPAADDR, 0x00000000, 0}, +{R, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, +{W, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, +{R, 1, "", _DSPBCNTR, 0x00000000, 0}, +{W, 1, "", _DSPBCNTR, 0x00004000, 0}, +{R, 1, "", _DSPBADDR, 0x00000000, 0}, +{W, 1, "", _DSPBADDR, 0x00000000, 0}, +{R, 1, "", _DSPBSURF, 0x00000000, 0}, +{W, 1, "", _DSPBSURF, 0x00000000, 0}, +{R, 1, "", _DVSACNTR, 0x00000000, 0}, +{W, 1, "", _DVSACNTR, DVS_TRICKLE_FEED_DISABLE | 0x00004000, 0}, +{R, 1, "", _DVSALINOFF, 0x00000000, 0}, +{W, 1, "", _DVSALINOFF, 0x00000000, 0}, +{R, 1, "", _DVSASURF, 0x00000000, 0}, +{W, 1, "", _DVSASURF, 0x00000000, 0}, +{W, 1, "", SOUTH_DSPCLK_GATE_D, PCH_DPLSUNIT_CLOCK_GATE_DISABLE | 0x20000000, 0}, +{R, 1, "", SOUTH_CHICKEN2, 0x00000000, 0}, +{W, 1, "", SOUTH_CHICKEN2, DPLS_EDP_PPS_FIX_DIS | 0x00000001, 0}, +{W, 1, "", _TRANSA_CHICKEN2, 0x80000000, 0}, +{W, 1, "", _TRANSB_CHICKEN2, TRANS_AUTOTRAIN_GEN_STALL_DIS | 0x80000000, 0}, +{M, 1, "[drm:drm_edid_to_eld], ELD:no CEA Extension found", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_helper_probe_single_connector_modes], " "[CONNECTOR:6:eDP-1]probed modes :", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_mode_debug_printmodeline],Modeline 0:\"2560x1700\" " "60 285250 2560 2608 2640 2720 1700 1703 1713 17490x48 0xa", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_setup_crtcs], ", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_enable_connectors], connector 6 enabled? yes", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_setup_crtcs], picking CRTCs for 8192x8192 config", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_setup_crtcs], desired mode 2560x1700 set on crtc 3", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_helper_probe_single_connector_modes], [CONNECTOR:6:eDP-1]", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:intel_dp_detect], DPCD:110a8441000001c0", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:intel_dp_detect], DPCD:110a8441000001c0", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_enable_connectors], connector 6 enabled? yes", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:intel_get_load_detect_pipe], [CONNECTOR:6:eDP-1],[ENCODER:7:TMDS-7]", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:intel_dp_mode_fixup], Display port link bw 0a lane count 4clock 270000", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_crtc_helper_set_mode], [CRTC:3]", 0x0, 0xcf8e64, 0}, +{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{I,}, +{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, +{M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1", 0x0, 0xcf8e64, 0}, +{R, 2, "", PCH_DP_D, 0x00000004, 0}, +{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_8 | PIPECONF_DITHER_TYPE_SP | 0x00000000, 0}, +{W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_TYPE_SP | 0x00000040, 0}, +{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_TYPE_SP | 0x00000040, 0}, +{M, 1, "[drm:ironlake_crtc_mode_set], Mode for pipe 0:", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_mode_debug_printmodeline],Modeline 0:\"2560x1700\" " "60 285250 2560 2608 2640 2720 1700 1703 1713 1749 0x48 0xa", 0x0, 0xcf8e64, 0}, +{W, 1, "", _TRANSA_DATA_M1, 0x00000000, 0}, +{W, 1, "", _TRANSA_DATA_N1, 0x00000000, 0}, +{W, 1, "", _TRANSA_DP_LINK_M1, 0x00000000, 0}, +{W, 1, "", _TRANSA_DP_LINK_N1, 0x00000000, 0}, +{W, 1, "", _PCH_FPA1, 0x00020e08, 0}, +{W, 1, "", _VSYNCSHIFT_A, 0x00000000, 0}, +{W, 1, "", _HTOTAL_A, 0x0a9f09ff, 0}, +{W, 1, "", _HBLANK_A, 0x0a9f09ff, 0}, +{W, 1, "", _HSYNC_A, 0x0a4f0a2f, 0}, +{W, 1, "", _VTOTAL_A, 0x06d406a3, 0}, +{W, 1, "", _VBLANK_A, 0x06d406a3, 0}, +{W, 1, "", _VSYNC_A, 0x06b006a6, 0}, +{W, 1, "", _PIPEASRC, 0x09ff06a3, 0}, +{W, 1, "", _PIPEA_DATA_M1, 0x7e4e58a4, 0}, +{W, 1, "", _PIPEA_DATA_N1, 0x0083d600, 0}, +{W, 1, "", _PIPEA_LINK_M1, 0x00045a42, 0}, +{W, 1, "", _PIPEA_LINK_N1, 0x00041eb0, 0}, +{M, 1, "[drm:ironlake_set_pll_edp], eDP PLL enable for clock 270000", 0x0, 0xcf8e64, 0}, +{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, +{W, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, +{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 500}, +{W, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, +{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, +{R, 1, "", _PIPEASTAT, 0x00000000, 0}, +{W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, +{R, 4562, "", _PIPEASTAT, 0x00000000, 0}, +{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, +{W, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | 0x40000000, 0}, +{R, 2, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | 0x40000000, 0}, +{W, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x58004000, 0}, +{M, 1, "[drm:ironlake_update_plane], Writing base 00000000 00000000 0 0 10240", 0x0, 0xcf8e64, 0}, +{W, 1, "", _DSPASTRIDE, 0x00002800, 0}, +{W, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, +{W, 1, "", _DSPACNTR + 0x24, 0x00000000, 0}, +{W, 1, "", _DSPAADDR, 0x00000000, 0}, +{R, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x58004000, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{R, 1, "", WM0_PIPEA_ILK, 0x00783818, 0}, +{W, 1, "", WM0_PIPEA_ILK, 0x00183806, 0}, +{M, 1, "[drm:sandybridge_update_wm], FIFO watermarks For pipe A - plane 24,cursor:6", 0x0, 0xcf8e64, 0}, +{W, 1, "", WM3_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, +{W, 1, "", WM2_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, +{W, 1, "", WM1_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{M, 1, "[drm:ironlake_check_srwm], watermark 1:display plane 38, fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{W, 1, "", WM1_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x4 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) | ( /* WMx_LP_SR */ 0x26 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x84302606, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{M, 1, "[drm:ironlake_check_srwm], watermark 2:display plane 145, " "fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{W, 1, "", WM2_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x10 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) | ( /* WMx_LP_SR */ 0x91 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x90309106, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{M, 1, "[drm:ironlake_check_srwm], watermark 3:display plane " "288, fbc lines 4,cursor 10", 0x0, 0xcf8e64, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{W, 1, "", WM3_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x20 << 24) | ( /* WMx_LP_FBC */ 0x4 << 20) | ( /* WMx_LP_SR */ 0x120 << 8) | ( /* WMx_LP_CURSOR */ 0xa << 0) | 0xa041200a, 0}, +{M, 1, "[drm:drm_crtc_helper_set_mode], [ENCODER:7:TMDS-7]set [MODE:0:2560x1700]", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:ironlake_edp_pll_on], ", 0x0, 0xcf8e64, 0}, +{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000001c, 0}, +{W, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000401c, 0}, +{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000401c, 200}, +{R, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_VOLTAGE_0_4 | DP_PRE_EMPHASIS_0 | DP_PORT_WIDTH_1 | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_SYNC_VS_HIGH | DP_SYNC_HS_HIGH | DP_DETECTED | 0x0000401c, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{R, 1, "", WM0_PIPEA_ILK, 0x00183806, 0}, +{W, 1, "", WM0_PIPEA_ILK, 0x00183806, 0}, +{M, 1, "[drm:sandybridge_update_wm], FIFO watermarks For pipe A - plane 24,cursor:6", 0x0, 0xcf8e64, 0}, +{W, 1, "", WM3_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, +{W, 1, "", WM2_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, +{W, 1, "", WM1_LP_ILK, ( /* WMx_LP_LATENCY */ 0x0 << 24) | ( /* WMx_LP_FBC */ 0x0 << 20) | ( /* WMx_LP_SR */ 0x0 << 8) | ( /* WMx_LP_CURSOR */ 0x0 << 0) | 0x00000000, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{M, 1, "[drm:ironlake_check_srwm], watermark 1:display plane 38, fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{W, 1, "", WM1_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x4 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) |( /* WMx_LP_SR */ 0x26 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x84302606, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{M, 1, "[drm:ironlake_check_srwm], watermark 2:display plane 145, " "fbc lines 3,cursor 6", 0x0, 0xcf8e64, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{W, 1, "", WM2_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x10 << 24) | ( /* WMx_LP_FBC */ 0x3 << 20) |( /* WMx_LP_SR */ 0x91 << 8) | ( /* WMx_LP_CURSOR */ 0x6 << 0) | 0x90309106, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{M, 1, "[drm:ironlake_check_srwm], watermark 3:display plane 288, " "fbc lines 4,cursor 10", 0x0, 0xcf8e64, 0}, +{R, 1, "", 0x145d10, 0x2010040c, 0}, +{W, 1, "", WM3_LP_ILK, WMx_LP_SR_EN | ( /* WMx_LP_LATENCY */ 0x20 << 24) | ( /* WMx_LP_FBC */ 0x4 << 20) |( /* WMx_LP_SR */ 0x120 << 8) | ( /* WMx_LP_CURSOR */ 0xa << 0) | 0xa041200a, 0}, +{R, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, +{W, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, +{R, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, +{R, 1, "", _FDI_RXA_CTL, 0x00000040, 0}, +{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, +{W, 1, "", _FDI_RXA_CTL, 0x00020040, 0}, +{R, 1, "", _FDI_RXA_CTL, 0x00020040, 100}, +{R, 1, "", SOUTH_CHICKEN1, 0x00000000, 0}, +{W, 2, "", SOUTH_CHICKEN1, 0x00000000, 0}, +{R, 1, "", SOUTH_CHICKEN1, 0x00000000, 0}, +{R, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, +{W, 1, "", _FDI_TXA_CTL, 0x00040000, 0}, +{R, 1, "", _FDI_RXA_CTL, 0x00020040, 0}, +{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, +{W, 1, "", _FDI_RXA_CTL, 0x00020040, 0}, +{R, 1, "", _FDI_RXA_CTL, 0x00020040, 100}, +{P, 1, "Set Palette"}, +{R, 1, "", _PIPEACONF, ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x00000050, 0}, +{W, 1, "", _PIPEACONF, PIPECONF_ENABLE | ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP | 0x80000050, 0}, +{R, 1, "", _PIPEASTAT, 0x00000000, 0}, +{W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, +{R, 4533, "", _PIPEASTAT, 0x00000000, 0}, +{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, +{R, 1, "", _PIPEACONF, PIPECONF_ENABLE | PIPECONF_DOUBLE_WIDE | ( /* PIPECONF_FRAME_START_DELAY_MASK */ 0x0 << 27) | PIPECONF_BPP_6 | PIPECONF_DITHER_EN | PIPECONF_DITHER_TYPE_SP |0xc0000050, 0}, +{R, 1, "", _DSPACNTR, DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0x58004000, 0}, +{W, 1, "", _DSPACNTR, DISPLAY_PLANE_ENABLE | DISPPLANE_GAMMA_ENABLE | (DISPPLANE_32BPP_NO_ALPHA & 0x18000000) | ( /* DISPPLANE_SEL_PIPE(0=A,1=B) */ 0x0 << 24) | DISPPLANE_TRICKLE_FEED_DISABLE /* Ironlake */ | 0xd8004000, 0}, +{R, 1, "", _DSPAADDR, 0x00000000, 0}, +{W, 1, "", _DSPAADDR, 0x00000000, 0}, +{R, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, +{W, 1, "", _DSPASIZE + 0xc, 0x00000000, 0}, +{R, 1, "", _PIPEASTAT, 0x00000000, 0}, +{W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, +{R, 4392, "", _PIPEASTAT, 0x00000000, 0}, +{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:ironlake_edp_panel_vdd_on], Turn eDP VDD on", 0x0, 0xcf8e64, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{M, 1, "[drm:ironlake_edp_panel_on], Turn eDP power on", 0x0, 0xcf8e64, 0}, +{R, 1, "", PCH_PP_STATUS, 0x00000000, 0}, +{M, 1, "[drm:ironlake_wait_panel_power_cycle], Wait for panel power cycle", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:abcd0008", 0x0, 0xcf8e64, 0}, +{R, 2, "", PCH_PP_STATUS, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | 0xabcd0008, 0}, +{W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd000b, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd000b, 0}, +{M, 1, "[drm:ironlake_wait_panel_on], Wait for panel power on", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:ironlake_wait_panel_status], R PCH_PP_CONTROL:abcd000b", 0x0, 0xcf8e64, 0}, +{R, 4, "", PCH_PP_STATUS, /*undocbit3 | undocbit1 | */ 0x0000000a, 0}, +{R, 16983, "", PCH_PP_STATUS, PP_ON | PP_SEQUENCE_POWER_UP | /*undocbit3 | undocbit1 | */ 0x9000000a, 0}, +{R, 17839, "", PCH_PP_STATUS, PP_ON | PP_SEQUENCE_POWER_UP | /*undocbit3 | undocbit0 | */ 0x90000009, 0}, +{R, 1, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, +{M, 1, "[drm:ironlake_edp_panel_vdd_off], Turn eDP VDD off 1", 0x0, 0xcf8e64, 0}, +{R, 2, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_FORCE_VDD | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd000b, 0}, +{W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0003, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0003, 0}, +{M, 1, "[drm:ironlake_panel_vdd_off_sync], R PCH_PP_CONTROL:abcd0003", 0x0, 0xcf8e64, 0}, +{R, 1, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, +{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x8e1c4104, 0}, +{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x8e1c4104, 0}, +{R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, +{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | (DP_PRE_EMPHASIS_9_5 & 0xc00000) | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x8cdc4104, 0}, +{M, 1, "[drm:intel_dp_link_down], ", 0x0, 0xcf8e64, 0}, +{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0004, 0}, +{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0004, 100}, +{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_IDLE_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0204, 0}, +{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_IDLE_CPT | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x8e1c0204, 0}, +{W, 1, "", DP_A, DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x0e1c0304, 0}, +{R, 2, "", DP_A, DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | DP_PRE_EMPHASIS_0 | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_DETECTED | 0x0e1c0304, 0}, +{R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, +{I,}, +{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4004, 0}, +{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_1_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4004, 0}, +{R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, +{I,}, +{R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, +{I,}, +{R, 2, "", PCH_PP_STATUS, PP_ON | /*undocbit3 | */ 0x80000008, 0}, +{I,}, +{M, 1, "[drm:intel_dp_start_link_train], clock recovery OK", 0x0, 0x00000000, 0}, +{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4104, 0}, +{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | DP_LINK_TRAIN_PAT_2_CPT | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4104, 0}, +{R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, +{I,}, +{R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, +{I,}, +{R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, +{I,}, +{W, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4304, 0}, +{R, 1, "", DP_A, DP_PORT_EN | DP_LINK_TRAIN_PAT_1 | (DP_LINK_TRAIN_OFF_CPT & 0x300) | (DP_PORT_WIDTH_4 & 0x180000) | DP_ENHANCED_FRAMING | DP_PLL_FREQ_270MHZ | DP_PLL_ENABLE | DP_DETECTED | 0x891c4304, 0}, +{R, 2, "", PCH_PP_STATUS, PP_ON | /* undocbit3 | */ 0x80000008, 0}, +{I,}, +{M, 1, "[drm:ironlake_edp_backlight_on], ", 0x0, 0x00000000, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0003, 0}, +{W, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_BLC_ENABLE | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0007, 0}, +{R, 1, "", PCH_PP_CONTROL, (PCH_PP_UNLOCK & 0xabcd0000) | EDP_BLC_ENABLE | PANEL_POWER_RESET | PANEL_POWER_ON | 0xabcd0007, 0}, +{R, 1, "", _PIPEADSL, 0x00000633, 500}, +{R, 1, "", _PIPEADSL, 0x00000652, 0}, +{R, 1, "", _PIPEASTAT, 0x00000000, 0}, +{W, 1, "", _PIPEASTAT, PIPE_VBLANK_INTERRUPT_STATUS | 0x00000002, 0}, +{R, 5085, "", _PIPEASTAT, 0x00000000, 0}, +{M, 1, "[drm:intel_wait_for_vblank], vblank wait timed out", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:intel_dp_mode_fixup], Display port link bw 0a lane count 4clock 270000", 0x0, 0xcf8e64, 0}, +{M, 1, "[drm:drm_crtc_helper_set_mode], [CRTC:3]", 0x0, 0xcf8e64, 0}, +{I, 0, "(null)", 0x0, 0xcf8e64, 0}, }; + +int niodefs = sizeof (iodefs) / sizeof (iodefs[0]); diff --git a/src/mainboard/google/link/i915io.h b/src/mainboard/google/link/i915io.h index 06114c4..dd97fff 100644 --- a/src/mainboard/google/link/i915io.h +++ b/src/mainboard/google/link/i915io.h @@ -18,6 +18,21 @@ */ #include "i915_reg.h" +#include "drm_dp_helper.h" + +/* things that are, strangely, not defined anywhere? */ +#define PCH_PP_UNLOCK 0xabcd0000 +#define WMx_LP_SR_EN (1<<31) + +/* Google Link-specific defines */ +/* how many 4096-byte pages do we need for the framebuffer? + * There are 32 bits per pixel, or 4 bytes, + * which means 1024 pixels per page. + * HencetThere are 4250 GTTs on Link: + * 2650 (X) * 1700 (Y) pixels / 1024 pixels per page. + */ +#define FRAME_BUFFER_PAGES ((2560*1700)/1024) +#define FRAME_BUFFER_BYTES (FRAME_BUFFER_PAGES*4096) /* One-letter commands for code not meant to be ready for humans. * The code was generated by a set of programs/scripts. @@ -46,10 +61,10 @@ */ #define M 1 #define R 2 -#define W 3 -#define V 4 -#define I 8 -#define P 16 +#define W 4 +#define V 8 +#define I 16 +#define P 32 struct iodef { unsigned char op; @@ -65,8 +80,8 @@ unsigned long io_i915_READ32(unsigned long addr); void io_i915_WRITE32(unsigned long val, unsigned long addr); /* intel_dp.c */ -u32 pack_aux(u8 *src, int src_bytes); -void unpack_aux(u32 src, u8 *dst, int dst_bytes); -int intel_dp_aux_ch(u32 ch_ctl, u32 ch_data, u8 *send, int send_bytes, - u8 *recv, int recv_size); +u32 pack_aux(u32 *src, int src_bytes); +void unpack_aux(u32 src, u32 *dst, int dst_bytes); +int intel_dp_aux_ch(u32 ch_ctl, u32 ch_data, u32 *send, int send_bytes, + u32 *recv, int recv_size); diff --git a/src/mainboard/google/link/intel_dp.c b/src/mainboard/google/link/intel_dp.c index b2160a1..9fb66f6 100644 --- a/src/mainboard/google/link/intel_dp.c +++ b/src/mainboard/google/link/intel_dp.c @@ -32,8 +32,9 @@ #include "i915io.h" u32 -pack_aux(u8 *src, int src_bytes) +pack_aux(u32 *src32, int src_bytes) { + u8 *src = (u8 *)src32; int i; u32 v = 0; @@ -45,8 +46,10 @@ pack_aux(u8 *src, int src_bytes) } void -unpack_aux(u32 src, u8 *dst, int dst_bytes) +unpack_aux(u32 src, u32 *dst32, int dst_bytes) { + u8 *dst = (u8 *)dst32; + int i; if (dst_bytes > 4) dst_bytes = 4; @@ -55,8 +58,8 @@ unpack_aux(u32 src, u8 *dst, int dst_bytes) } int -intel_dp_aux_ch(u32 ch_ctl, u32 ch_data, u8 *send, int send_bytes, - u8 *recv, int recv_size) +intel_dp_aux_ch(u32 ch_ctl, u32 ch_data, u32 *send, int send_bytes, + u32 *recv, int recv_size) { int i; int recv_bytes; @@ -93,11 +96,10 @@ intel_dp_aux_ch(u32 ch_ctl, u32 ch_data, u8 *send, int send_bytes, for (try = 0; try < 5; try++) { /* Load the send data into the aux channel data registers */ for (i = 0; i < send_bytes; i += 4) - io_i915_WRITE32(ch_data + i, - pack_aux(send + i, send_bytes - i)); + io_i915_WRITE32(send[i], ch_data + i); /* Send the command and wait for it to complete */ - io_i915_WRITE32(ch_ctl, + io_i915_WRITE32( DP_AUX_CH_CTL_SEND_BUSY | DP_AUX_CH_CTL_TIME_OUT_400us | (send_bytes << DP_AUX_CH_CTL_MESSAGE_SIZE_SHIFT) | @@ -105,7 +107,7 @@ intel_dp_aux_ch(u32 ch_ctl, u32 ch_data, u8 *send, int send_bytes, (aux_clock_divider << DP_AUX_CH_CTL_BIT_CLOCK_2X_SHIFT) | DP_AUX_CH_CTL_DONE | DP_AUX_CH_CTL_TIME_OUT_ERROR | - DP_AUX_CH_CTL_RECEIVE_ERROR); + DP_AUX_CH_CTL_RECEIVE_ERROR, ch_ctl); for (;;) { status = io_i915_READ32(ch_ctl); if ((status & DP_AUX_CH_CTL_SEND_BUSY) == 0) @@ -114,11 +116,11 @@ intel_dp_aux_ch(u32 ch_ctl, u32 ch_data, u8 *send, int send_bytes, } /* Clear done status and any errors */ - io_i915_WRITE32(ch_ctl, + io_i915_WRITE32( status | DP_AUX_CH_CTL_DONE | DP_AUX_CH_CTL_TIME_OUT_ERROR | - DP_AUX_CH_CTL_RECEIVE_ERROR); + DP_AUX_CH_CTL_RECEIVE_ERROR, ch_ctl); if (status & (DP_AUX_CH_CTL_TIME_OUT_ERROR | DP_AUX_CH_CTL_RECEIVE_ERROR))

1 0

← Newer
1
2
3
4
5
6
7
8
9
...
79
Older →

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot March 2013