j
k
j a
j l
Hi, The SPI should be on 0x8, not 0x7, as that is the VID. I double checked the datasheet and came across this while working on the coreboot port for my board. This is a follow-up for the initial F71889 support for superiotool.
Attachments:
Show replies by date
coreboot@coreboot.org
Add to favorites Remove from favorites