Re: [coreboot] Is this a correct way to read PCI control space register?