[coreboot] which spi chip support interrupt transfer?