Re: [coreboot] EHCI Debug Port questions