On 14.11.2019 16:02, Jorge Fernandez Monteagudo wrote:
Hi Mikal,
- If I don't have CONFIG_VPD and CONFIG_SMMSTORE enabled, the
entries RW_VPD(PRESERVE) and SMMSTORE(PRESERVE) are needed?
No, not needed. You may remove them. My FMD was just an example.
- The RW_UNUSED@0x0 0x20000 could be used? Maybe is it possible to
relocate the AMDFW to 0x0 instead of 0x20000?
Not possible. PSP check for certain offsets in search of its own firmware in SPI flash. All you cna do is to relocate it to CBFS to use different base address.
- CONSOLE 0x10000 is needed for something?
It is for SPI flash console logging. You also may remove it if not selected or needed.
- Is is possible to only have the payload in the RO area?
AFAIK it's not. If you put the fallback/payload name to RO_REGION_ONLY, it will probably do not launch the payload at all if executing from RW partition.
Thank you again for this valuable info. I think I could get a booting system soon. I'll try without the 'lib/cbfs: Add fallback to RO region to cbfs_boot_locate' trying to move the AGESA to try to fill the empty space playing with 'CONFIG_AGESA_BINARY_PI_LOCATION'
Hi Jorge,
You can try to play with VBOOT_ENABLE_CBFS_FALLBACK option to use the payload from RO region, but it is under review currently (not in the main tree).
Please do not change CONFIG_AGESA_BINARY_PI_LOCATION. The value is fixed, because the AGESA is not relocatable code. It must be put at the given offset, otherwise processor initialization will fail.
fallback/dsdt.aml 0x30ec0 raw 6656 none (empty) 0x32940 null 2042712 none <-------------- AGESA 0x2254c0 raw 690436 none (empty) 0x2cde40 null 1405592 none <------------- bootblock 0x425100 bootblock 944 none
Regards,
coreboot mailing list -- coreboot@coreboot.org To unsubscribe send an email to coreboot-leave@coreboot.org