On 03.04.2009, at 13:29, wrote:
On Fri, Apr 03, 2009 at 12:50:00PM +0200, Peter Stuge wrote:
Markus T�rnqvist wrote:
So I tried ROM_SIZE=192*1024
..
Heh, and this should end up on the wiki in some non-confusing format too so the next guy won't have to ask the same questions :)
The exact way the five or ten different SIZE options in v2 interact is still a mystery to me after many years of occasional tweaking. It's horrible.
I'll try to test v3 when the epia-mii gets some support there :)
-- mjt
It's unlikely to ever see that happen.. The c3, unlike the c7, is said to be incapable of Cache As Ram... That's the reason v3 looks so much simpler, it will never support CPUs without CAR capability..
Stefan
-- coreboot mailing list: coreboot@coreboot.org http://www.coreboot.org/mailman/listinfo/coreboot