[coreboot] Re: Decryption of post codes that appear during Intel FSP operation?

Thank you all, I found the necessary information in the document: Aspen Cove Customer Reference Board (CRB)
User Guide March 2016 Document Number: 566111, Revision: 1.0