[coreboot] Patch merged into coreboot/master: 93f232d Fix LAPIC timer on Ivy Bridge systems

the following patch was just integrated into master:
commit 93f232dad8f8e544153c14b6d57cb66395adb960
Author: Stefan Reinauer 
Date:   Tue Jul 10 13:24:29 2012 -0700

Fix LAPIC timer on Ivy Bridge systems

The LAPIC timer is running at BCLK (100MHz) on Sandy Bridge and Ivy
    Bridge systems. However, the current timer code assumed that the clock
    would run at 200MHz instead. This made all delays twice as long as
    needed.

Change-Id: I41b1186daee11cfd9a25b3a9d5ebdeeb271293c7
    Signed-off-by: Stefan Reinauer

Reviewed-By: Patrick Georgi  at Tue Jul 24 08:48:48 2012, giving +2
Build-Tested: build bot (Jenkins) at Tue Jul 24 23:41:21 2012, giving +1
See http://review.coreboot.org/1330 for details.

-gerrit