That's Denverton? If the selection is not part of fspupd file https://github.com/IntelFsp/FSP/tree/master/DenvertonNSFspBinPkg/Include, then probably they only have default setting. We can't enable/disable those option through FSP didn't mean those feature is not available.
Lance
Ashmita Chakraborty Ashmita.Chakraborty@ltts.com 于2019年7月3日周三 上午2:10写道:
Hi Ranga,
Exactly, only Hyperthreading is available. I could not find Intel Virtualization Tech , MLC streamer, etc. So here's my question if all these options support coreboot for Xeon D-15xx?
Thanks&Regards,
Ashmita Chakraborty
*From:* Ranga Rao rangarao@ircona.com *Sent:* Wednesday, July 3, 2019 1:15:07 PM *To:* Ashmita Chakraborty; coreboot@coreboot.org *Subject:* RE: [coreboot] Re: Does Coreboot support the following options to enable/disable?
Hi Ashmita,
I could see HyperThreading Enable/Disable in Upd_Data_region
FSP-master\BroadwellDEFspBinPkg\include\fspvpd.h
Regards
Ranga
*From:* Ranga Rao rangarao@ircona.com *Sent:* Wednesday 3 July 2019 08:18 *To:* Ashmita Chakraborty Ashmita.Chakraborty@Ltts.com; coreboot@coreboot.org *Subject:* [coreboot] Re: Does Coreboot support the following options to enable/disable?
Hi Ashmita,
Broadwell-DE / Xeon D support still depends Intel's closed-source FSP (Firmware Support Package) binary-only blobs.
Broadwell-DE SoC / Xeon D Support Added To Coreboot
Hope you could configure them through fsp_upd_data?
Regards
Ranga
*From:* Ashmita Chakraborty Ashmita.Chakraborty@Ltts.com *Sent:* Wednesday 3 July 2019 08:14 *To:* Ranga Rao rangarao@ircona.com; coreboot@coreboot.org *Subject:* Re: [coreboot] Does Coreboot support the following options to enable/disable?
Dear Ranga,
These options are meant for Xeon D-15xx series family. So will the coreboot support these options? The coreboot will be built for Xeon D-15xx processor. Yes, I have access to them in fsp_early_init through fsp_upd_data.
Thanks&Regards,
Ashmita Chakraborty
*From:* Ranga Rao rangarao@ircona.com *Sent:* Tuesday, July 2, 2019 8:41 PM *To:* Ashmita Chakraborty; coreboot@coreboot.org *Subject:* RE: [coreboot] Does Coreboot support the following options to enable/disable?
Hi,
As these features are processor/SoC specific and they are part of FSPM, they should be configurable
during fsp early init in coreboot, though you may not find a KConfig option to enable/disable
Do you have access to them in *fsp_early_init* through *fsp_upd_data?*
Regards
Ranga
-----Original Message----- From: ashmita.chakraborty@ltts.com ashmita.chakraborty@ltts.com Sent: Tuesday 2 July 2019 07:34 To: coreboot@coreboot.org Subject: [coreboot] Does Coreboot support the following options to enable/disable?
Does the coreboot support the following options to enable/disable:
HyperThreading - Disabled
Execute Disable Bit - Enabled
Intel Virtualization Tech- Enabled
Intel (R) TXT- Disabled
Enhanced Error Containment Mode -Disabled
MLC Streamer -Enabled
MLC Spatial Prefetcher -Enabled
DUC Data Prefetcher -Enabled
DUC Instruction Prefetcher -Enabled
LLC Prefetch - Enabled
Intel Configurable TDB -Enabled
TDP Level -level 2
Please let me know.
Thanks in advance.
Regards,
Ashmita Chakraborty
coreboot mailing list -- coreboot@coreboot.org To unsubscribe send an email to coreboot-leave@coreboot.org
*L&T Technology Services Ltd*
www.LTTS.com
This Email may contain confidential or privileged information for the intended recipient (s). If you are not the intended recipient, please do not use or disseminate the information, notify the sender and delete it from your system.
*L&T Technology Services Ltd*
www.LTTS.com
This Email may contain confidential or privileged information for the intended recipient (s). If you are not the intended recipient, please do not use or disseminate the information, notify the sender and delete it from your system. _______________________________________________ coreboot mailing list -- coreboot@coreboot.org To unsubscribe send an email to coreboot-leave@coreboot.org