coreboot June 2006

coreboot@coreboot.org

31 participants
49 discussions

[LinuxBIOS] INIT detected from ---- {APICID = 00 NODEID = 00 COREID = 00}
by steve yannalfo 12 Jun '06

12 Jun '06

Reset... reset... where am I going wrong? Any Ideas? ----------------------------------------------------------------- boot: hda1:/boot/memtest86/memtest.bin malloc_diag: alloc: 424 bytes (5 blocks), free: 15952 bytes (1 blocks) malloc_diag: alloc: 440 bytes (6 blocks), free: 15936 bytes (1 blocks) file_open: dev=hda1, path=/boot/memtest86/memtest.bin devopen: already open malloc_diag: alloc: 424 bytes (5 blocks), free: 15952 bytes (1 blocks) elf_load: Not a bootable ELF image malloc_diag: alloc: 440 bytes (6 blocks), free: 15936 bytes (1 blocks) file_open: dev=hda1, path=/boot/memtest86/memtest.bin devopen: already open malloc_diag: alloc: 424 bytes (5 blocks), free: 15952 bytes (1 blocks) Possible very old Linux (protocol 0x0) zImage or Image. init_linux_params: Setting up paramters at 0x90000 set_memory_size: 0000000000000e10 - 00000000000a0000 set_memory_size: 00000000000c0000 - 00000000000f0000 set_memory_size: 00000000000f0400 - 0000000040000000 set_memory_size: ramtop=0x40000000 set_memory_size: ext_mem_k=64512, alt_mem_k=1047552 load_linux_kernel: offset=0xa00 addr=0x1000 size=0x156b4 Loading kernel... ok start_linux: eip=0x1000 Jumping to entry point... INIT detected from ---- {APICID = 00 NODEID = 00 COREID = 00} --- Issuing SOFT_RESET... -------------------------------------------------------------------------------------------- hda1:/boot/memtest86/memtest.bin console=tty0 console=ttyS0,115200 = SAME -------------------------------------------------------------------------------------------- hda1:/boot/vmlinuz console=tty0 console=ttyS0,115200n8 = SAME -------------------------------------------------------------------------------------------- vmlinuz has "serial console" built in memory is detected OK all devices seem to be detected OK ----- FULL PRINTOUT FOLLOWS ------------------------------------------- LinuxBIOS-1.1.8_mb06047_Fallback Mon Jun 12 11:13:35 EDT 2006 starting... 01 nodes initialized. SBLink=00 NC node|link=00 SMBus controller enabled Ram1.00 Ram2.00 Ram3 Initializing memory: done Ram4 v_esp=000cfd44 testx = 5a5a5a5a Copying data from cache to ram -- switching to use ram as stack... Done testx = 5a5a5a5a Disabling cache as ram now Clearing initial memory region: Done Copying LinuxBIOS to ram. src=fffe0004 dst=00004000 linxbios_ram.bin length = 000225d0 Jumping to LinuxBIOS. LinuxBIOS-1.1.8_mb06047_Fallback Mon Jun 12 11:13:35 EDT 2006 booting... ----------------->Enumerating buses... APIC_CLUSTER: 0 enabled PCI_DOMAIN: 0000 enabled PCI: 00:18.3 siblings=1 CPU: APIC: 00 enabled CPU: APIC: 01 enabled PCI: pci_scan_bus for bus 0 PCI: 00:18.0 [1022/1100] enabled PCI: 00:18.1 [1022/1101] enabled PCI: 00:18.2 [1022/1102] enabled PCI: 00:18.3 [1022/1103] enabled PCI: 00:00.0 [10de/005e] enabled PCI: 00:00.0 [10de/005e] enabled next_unitid: 000f PCI: pci_scan_bus for bus 0 PCI: 00:00.0 [10de/005e] enabled PCI: 00:01.0 [10de/0051] enabled PCI: 00:01.1 [10de/0052] enabled PCI: 00:02.0 [10de/005a] enabled PCI: 00:02.1 [10de/005b] enabled PCI: 00:04.0 [10de/0059] disabled PCI: 00:04.1 [10de/0058] disabled PCI: 00:06.0 [10de/0053] enabled PCI: 00:07.0 [10de/0054] enabled PCI: 00:08.0 [10de/0055] enabled PCI: 00:09.0 [10de/005c] enabled PCI: 00:0a.0 [10de/0056] enabled PCI: 00:0b.0 [10de/005d] enabled PCI: 00:0c.0 [10de/005d] enabled PCI: 00:0d.0 [10de/005d] enabled PCI: 00:0e.0 [10de/005d] enabled PNP: 002e.0 disabled PNP: 002e.1 disabled PNP: 002e.2 enabled PNP: 002e.3 disabled PNP: 002e.5 enabled PNP: 002e.6 disabled PNP: 002e.7 disabled PNP: 002e.8 enabled PNP: 002e.9 enabled PNP: 002e.a enabled PNP: 002e.b enabled smbus: PCI: 00:01.1[0]->I2C: 01:50 enabled smbus: PCI: 00:01.1[0]->I2C: 01:51 enabled smbus: PCI: 00:01.1[0]->I2C: 01:52 enabled smbus: PCI: 00:01.1[0]->I2C: 01:53 enabled smbus: PCI: 00:01.1[0]->I2C: 01:54 enabled smbus: PCI: 00:01.1[0]->I2C: 01:55 enabled smbus: PCI: 00:01.1[0]->I2C: 01:56 enabled smbus: PCI: 00:01.1[0]->I2C: 01:57 enabled ck804_pci_scan_bridge PCI: pci_scan_bus for bus 1 PCI: 01:06.0 [126f/0720] enabled PCI: pci_scan_bus returning with max=01 PCI: pci_scan_bus for bus 2 PCI: pci_scan_bus returning with max=02 PCI: pci_scan_bus for bus 3 PCI: pci_scan_bus returning with max=03 PCI: pci_scan_bus for bus 4 PCI: 04:00.0 [11ab/4360] enabled PCI: pci_scan_bus returning with max=04 PCI: pci_scan_bus for bus 5 PCI: pci_scan_bus returning with max=05 PCI: pci_scan_bus returning with max=05 PCI: pci_scan_bus returning with max=05 done ---->Analyzing resources... -------->Reading resources... PNP: 002e.8 missing read_resources PNP: 002e.9 missing read_resources PCI: 00:09.0 1c <- [0x000000f000 - 0x000000efff] bus 1 io PCI: 00:09.0 24 <- [0x00fff00000 - 0x00ffefffff] bus 1 prefmem PCI: 00:0b.0 1c <- [0x00fffff000 - 0x00ffffefff] bus 2 io PCI: 00:0b.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 2 prefmem PCI: 00:0b.0 20 <- [0x00fff00000 - 0x00ffefffff] bus 2 mem PCI: 00:0c.0 1c <- [0x00fffff000 - 0x00ffffefff] bus 3 io PCI: 00:0c.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 3 prefmem PCI: 00:0c.0 20 <- [0x00fff00000 - 0x00ffefffff] bus 3 mem PCI: 00:0d.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 4 prefmem PCI: 00:0e.0 1c <- [0x00fffff000 - 0x00ffffefff] bus 5 io PCI: 00:0e.0 24 <- [0xfffffffffff00000 - 0xffffffffffefffff] bus 5 prefmem PCI: 00:0e.0 20 <- [0x00fff00000 - 0x00ffefffff] bus 5 mem <--------Done reading resources. PCI: 01:06.0 <---- VGA PCI: 00:09.0 <-------- Setting PCI_BRIDGE_CTL_VGA PCI: 00:18.0 <-------- Setting PCI_BRIDGE_CTL_VGA PCI_DOMAIN: 0000 <-------- Setting PCI_BRIDGE_CTL_VGA Root Device <-------- Setting PCI_BRIDGE_CTL_VGA PCI: 01:06.0 <----VGA END ------------>Setting resources... VGA: PCI: 00:18.0 (aka node 0) link 0 has VGA device PCI: 00:18.0 1d8 <- [0x0000001000 - 0x0000003fff] io <node 0 link 0> PCI: 00:18.0 1b8 <- [0x00fc000000 - 0x00fbffffff] prefmem <node 0 link 0> PCI: 00:18.0 1b0 <- [0x00f0000000 - 0x00f41fffff] mem <node 0 link 0> PCI: 00:01.0 10 <- [0x0000002c00 - 0x0000002c7f] io PCI: 00:01.0 14 <- [0x00f4100000 - 0x00f4100fff] mem PCI: 00:01.0 60 <- [0x0000002000 - 0x00000020ff] io PCI: 00:01.0 64 <- [0x0000002400 - 0x00000024ff] io PCI: 00:01.0 68 <- [0x0000002800 - 0x00000028ff] io PNP: 002e.2 60 <- [0x00000003f8 - 0x00000003ff] io PNP: 002e.2 70 <- [0x0000000004 - 0x0000000004] irq PNP: 002e.5 60 <- [0x0000000060 - 0x0000000060] io PNP: 002e.5 62 <- [0x0000000064 - 0x0000000064] io PNP: 002e.5 70 <- [0x0000000001 - 0x0000000001] irq PNP: 002e.5 72 <- [0x000000000c - 0x000000000c] irq ERROR: PNP: 002e.a 70 irq size: 0x0000000001 not assigned PNP: 002e.b 60 <- [0x0000000290 - 0x0000000297] io PNP: 002e.b 70 <- [0x0000000005 - 0x0000000005] irq PCI: 00:01.1 10 <- [0x0000003000 - 0x000000301f] io PCI: 00:01.1 20 <- [0x0000002c80 - 0x0000002cbf] io PCI: 00:01.1 24 <- [0x0000002cc0 - 0x0000002cff] io PCI: 00:02.0 10 <- [0x00f4101000 - 0x00f4101fff] mem PCI: 00:02.1 10 <- [0x00f4105000 - 0x00f41050ff] mem PCI: 00:06.0 20 <- [0x0000003020 - 0x000000302f] io PCI: 00:07.0 10 <- [0x0000003050 - 0x0000003057] io PCI: 00:07.0 14 <- [0x00000030a0 - 0x00000030a3] io PCI: 00:07.0 18 <- [0x0000003060 - 0x0000003067] io PCI: 00:07.0 1c <- [0x00000030b0 - 0x00000030b3] io PCI: 00:07.0 20 <- [0x0000003030 - 0x000000303f] io PCI: 00:07.0 24 <- [0x00f4102000 - 0x00f4102fff] mem PCI: 00:08.0 10 <- [0x0000003070 - 0x0000003077] io PCI: 00:08.0 14 <- [0x00000030c0 - 0x00000030c3] io PCI: 00:08.0 18 <- [0x0000003080 - 0x0000003087] io PCI: 00:08.0 1c <- [0x00000030d0 - 0x00000030d3] io PCI: 00:08.0 20 <- [0x0000003040 - 0x000000304f] io PCI: 00:08.0 24 <- [0x00f4103000 - 0x00f4103fff] mem PCI: 00:09.0 20 <- [0x00f0000000 - 0x00f3ffffff] bus 1 mem PCI: 01:06.0 10 <- [0x00f0000000 - 0x00f3ffffff] mem PCI: 00:0a.0 10 <- [0x00f4104000 - 0x00f4104fff] mem PCI: 00:0a.0 14 <- [0x0000003090 - 0x0000003097] io PCI: 00:0d.0 1c <- [0x0000001000 - 0x0000001fff] bus 4 io PCI: 00:0d.0 20 <- [0x00f4000000 - 0x00f40fffff] bus 4 mem PCI: 04:00.0 10 <- [0x00f4020000 - 0x00f4023fff] mem64 PCI: 04:00.0 18 <- [0x0000001000 - 0x00000010ff] io PCI: 04:00.0 30 <- [0x00f4000000 - 0x00f401ffff] romem PCI: 00:18.3 94 <- [0x00f8000000 - 0x00fbffffff] mem <gart> <------------Done setting resources. <----Done allocating resources. ---->Enabling resources... PCI: 00:18.0 cmd <- 140 PCI: 00:00.0 cmd <- 146 PCI: 00:01.0 cmd <- 14f ck804 lpc decode:PNP: 002e.2, base=0x000003f8, end=0x000003ff ck804 lpc decode:PNP: 002e.5, base=0x00000060, end=0x00000060 ck804 lpc decode:PNP: 002e.5, base=0x00000064, end=0x00000064 PNP: 002e.8 missing enable_resources PNP: 002e.9 missing enable_resources ck804 lpc decode:PNP: 002e.b, base=0x00000290, end=0x00000297 PCI: 00:01.1 cmd <- 141 PCI: 00:02.0 cmd <- 142 PCI: 00:02.1 cmd <- 142 PCI: 00:06.0 cmd <- 141 PCI: 00:07.0 cmd <- 143 PCI: 00:08.0 cmd <- 143 PCI: 00:09.0 bridge ctrl <- 000b PCI: 00:09.0 cmd <- 147 PCI: 01:06.0 cmd <- 143 PCI: 00:0a.0 cmd <- 143 PCI: 00:0b.0 bridge ctrl <- 0003 PCI: 00:0b.0 cmd <- 140 PCI: 00:0c.0 bridge ctrl <- 0003 PCI: 00:0c.0 cmd <- 140 PCI: 00:0d.0 bridge ctrl <- 0003 PCI: 00:0d.0 cmd <- 147 PCI: 04:00.0 cmd <- 143 PCI: 00:0e.0 bridge ctrl <- 0003 PCI: 00:0e.0 cmd <- 140 PCI: 00:18.1 cmd <- 140 PCI: 00:18.2 cmd <- 140 PCI: 00:18.3 cmd <- 140 <----Done Enabling Resources. ---->Initializing devices... Root Device init APIC_CLUSTER: 0 init Initializing CPU #0 CPU: vendor AMD device 20f12 Enabling cache Setting fixed MTRRs(0-88) type: UC Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM DONE fixed MTRRs Setting variable MTRR 0, base: 0MB, range: 1024MB, type WB DONE variable MTRRs Clear out the extra MTRR's MTRR check Fixed MTRRs : Enabled Variable MTRRs: Enabled microcode: equivalent processor rev id = 0x0210, patch id = 0x00000000 microcode: patch id that want to apply= 0x0000004d microcode: updated to patch id = 0x0000004d success Setting up local apic... apic_id: 0 done. Clearing memory 2048K - 1048576K: --------------- done CPU #0 Initialized start_eip=0x00019000 Initializing CPU #1 Waiting for 1 CPUS to stop CPU: vendor AMD device 20f12 Enabling cache Setting fixed MTRRs(0-88) type: UC Setting fixed MTRRs(0-16) Type: WB, RdMEM, WrMEM Setting fixed MTRRs(24-88) Type: WB, RdMEM, WrMEM DONE fixed MTRRs Setting variable MTRR 0, base: 0MB, range: 1024MB, type WB DONE variable MTRRs Clear out the extra MTRR's MTRR check Fixed MTRRs : Enabled Variable MTRRs: Enabled microcode: equivalent processor rev id = 0x0210, patch id = 0x00000000 microcode: patch id that want to apply= 0x0000004d microcode: updated to patch id = 0x0000004d success Setting up local apic... apic_id: 1 done. CPU #1 Initialized All AP CPUs stopped PCI: 00:18.0 init PCI: 00:01.0 init set power on after power fail RTC Init Invalid CMOS LB checksum PNP: 002e.2 init PNP: 002e.5 init PNP: 002e.a init PNP: 002e.b init PCI: 00:02.1 init PCI: 00:06.0 init IDE0 PCI: 00:07.0 init SATA S SATA P PCI: 00:08.0 init SATA S SATA P PCI: 00:09.0 init dev_root mem base = 0x00f0000000 [0x50] <-- 0xf0000000 PCI: 00:0a.0 init PCI: 00:0b.0 init PCI: 00:0c.0 init PCI: 00:0d.0 init PCI: 00:0e.0 init PCI: 00:18.1 init PCI: 00:18.2 init PCI: 00:18.3 init NB: Function 3 Misc Control.. done. PCI: 01:06.0 init PCI: 04:00.0 init rom address for PCI: 04:00.0 = f4000000 Incorrect Expansion ROM Header Signature ffff <----Done initializing resources Writing IRQ routing tables to 0xf0000...done. Wrote the mp table end at: 00000020 - 000001b4 Moving GDT to 0x500...ok Wrote linuxbios table at: 00000530 - 00000dbc checksum 6b88 Welcome to elfboot, the open sourced starter. January 2002, Eric Biederman. Version 1.3 32:stream_init() - rom_stream: 0xfffc0000 - 0xfffdffff Found ELF candiate at offset 0 New segment addr 0x100000 size 0x41e00 offset 0xe0 filesize 0x17fe8 (cleaned up) New segment addr 0x100000 size 0x41e00 offset 0xe0 filesize 0x17fe8 New segment addr 0x141e00 size 0x48 offset 0x180e0 filesize 0x48 (cleaned up) New segment addr 0x141e00 size 0x48 offset 0x180e0 filesize 0x48 Dropping non PT_LOAD segment Dropping non PT_LOAD segment Dropping non PT_LOAD segment Loading Segment: addr: 0x0000000000100000 memsz: 0x0000000000041e00 filesz: 0x0000000000017fe8 Clearing Segment: addr: 0x0000000000117fe8 memsz: 0x0000000000029e18 Loading Segment: addr: 0x0000000000141e00 memsz: 0x0000000000000048 filesz: 0x0000000000000048 Jumping to boot code at 0x1112d0 FILO version 0.5 (root@localhost) Fri Jun 9 14:38:13 EDT 2006 collect_sys_info: boot eax = 0xe1fb007 collect_sys_info: boot ebx = 0x3ffef640 collect_sys_info: boot arg = 0x3ffef640 malloc_diag: alloc: 0 bytes (0 blocks), free: 16376 bytes (1 blocks) malloc_diag: alloc: 24 bytes (1 blocks), free: 16352 bytes (1 blocks) collect_elfboot_info: Bootloader: elfboot collect_elfboot_info: Version: 1.3 malloc_diag: alloc: 40 bytes (2 blocks), free: 16336 bytes (1 blocks) collect_linuxbios_info: Searching for LinuxBIOS tables... find_lb_table: Found canidate at: 00000530 find_lb_table: header checksum o.k. find_lb_table: table checksum o.k. find_lb_table: record count o.k. collect_linuxbios_info: Found LinuxBIOS table at: 00000530 malloc_diag: alloc: 128 bytes (3 blocks), free: 16248 bytes (1 blocks) convert_memmap: 0x00000000000000 0x00000000000e10 16 convert_memmap: 0x00000000000e10 0x0000000009f1f0 1 convert_memmap: 0x000000000c0000 0x00000000030000 1 convert_memmap: 0x000000000f0000 0x00000000000400 16 convert_memmap: 0x000000000f0400 0x0000003ff0fc00 1 collect_sys_info: 0000000000000e10-00000000000a0000 collect_sys_info: 00000000000c0000-00000000000f0000 collect_sys_info: 00000000000f0400-0000000040000000 collect_sys_info: RAM 1024 MB relocate: Current location: 0x100000-0x141e47 relocate: Relocating to 0x3ffbe1b0-0x3ffffff7... ok setup_timers: CPU 1809 MHz pci_init: Scanning PCI: found 20 devices malloc_diag: alloc: 376 bytes (4 blocks), free: 16000 bytes (1 blocks) pci_init: 00:00.0 10de:005e 0580 00 pci_init: 00:01.0 10de:0051 0601 00 pci_init: 00:01.1 10de:0052 0c05 00 pci_init: 00:02.0 10de:005a 0c03 10 pci_init: 00:02.1 10de:005b 0c03 20 pci_init: 00:06.0 10de:0053 0101 8a pci_init: 00:07.0 10de:0054 0101 85 pci_init: 00:08.0 10de:0055 0101 85 pci_init: 00:09.0 10de:005c 0604 01 pci_init: 00:0a.0 10de:0056 0200 00 pci_init: 00:0b.0 10de:005d 0604 00 pci_init: 00:0c.0 10de:005d 0604 00 pci_init: 00:0d.0 10de:005d 0604 00 pci_init: 00:0e.0 10de:005d 0604 00 pci_init: 00:18.0 1022:1100 0600 00 pci_init: 00:18.1 1022:1101 0600 00 pci_init: 00:18.2 1022:1102 0600 00 pci_init: 00:18.3 1022:1103 0600 00 pci_init: 01:06.0 126f:0720 0300 00 pci_init: 04:00.0 11ab:4360 0200 00 boot: hda1:/boot/vmlinuz console=tty0 console=ttyS0,115200n8 malloc_diag: alloc: 440 bytes (5 blocks), free: 15936 bytes (1 blocks) malloc_diag: alloc: 456 bytes (6 blocks), free: 15920 bytes (1 blocks) file_open: dev=hda1, path=/boot/vmlinuz find_ide_controller: found PCI IDE controller 10de:0053 prog_if=0x8a find_ide_controller: primary channel: compatibility mode find_ide_controller: cmd_base=0x1f0 ctrl_base=0x3f4 ide_software_reset: Waiting for ide0 to become ready for reset... ok init_drive: Testing for hda init_drive: Probing for hda init_drive: LBA mode, sectors=1019088 init_drive: Init device params... ok hda: LBA 521MB: SILICONSYSTEMS INC 512MB init_drive: Testing for hdb init_drive: Testing for hdb devopen: Partition 1 start 59 length 1018989 Mounted ext2fs malloc_diag: alloc: 440 bytes (5 blocks), free: 15936 bytes (1 blocks) elf_load: Not a bootable ELF image malloc_diag: alloc: 456 bytes (6 blocks), free: 15920 bytes (1 blocks) file_open: dev=hda1, path=/boot/vmlinuz devopen: already open malloc_diag: alloc: 440 bytes (5 blocks), free: 15936 bytes (1 blocks) Found Linux version 2.6.15-gentoo-r7 (root@localhost) #4 SMP PREEMPT Thu May 25 07:32:06 EDT 2006 (protocol 0x204) (loadflags 0x1) bzImage. init_linux_params: Setting up paramters at 0x90000 set_memory_size: 0000000000000e10 - 00000000000a0000 set_memory_size: 00000000000c0000 - 00000000000f0000 set_memory_size: 00000000000f0400 - 0000000040000000 set_memory_size: ramtop=0x40000000 set_memory_size: ext_mem_k=64512, alt_mem_k=1047552 parse_command_line: original command line: "console=tty0 console=ttyS0,115200n8" parse_command_line: kernel command line at 0x91000 parse_command_line: kernel command line (35 bytes): "console=tty0 console=ttyS0,115200n8" load_linux_kernel: offset=0x1e00 addr=0x100000 size=0x1c37fa Loading kernel... ok start_linux: eip=0x100000 Jumping to entry point... INIT detected from ---- {APICID = 00 NODEID = 00 COREID = 00} --- Thank You. Steve __________________________________________________ Do You Yahoo!? Tired of spam? Yahoo! Mail has the best spam protection around http://mail.yahoo.com

2 1

Re: [LinuxBIOS] Tyan ThunderK8SRE
by Lu, Yinghai 08 Jun '06

08 Jun '06

Yes. he can. But for safe he could get extra PMB 512Kbytes flash. YH ________________________________ From: linuxbios-bounces(a)linuxbios.org [mailto:linuxbios-bounces@linuxbios.org] On Behalf Of David Hendricks Sent: Thursday, June 08, 2006 9:48 AM To: linuxbios(a)linuxbios.org Subject: Re: [LinuxBIOS] Tyan ThunderK8SRE Can he use the 8Mbit ROM that comes with the motherboard with a BIOS Savior? Or will he need to purchase another 4Mbit ROM separately? I've never mixed ROMs of different size with a BIOS Savior... On 6/7/06, Lu, Yinghai <yinghai.lu(a)amd.com> wrote: The BIOSSavior only have 512k. So you need to make sure the linuxbios image is 512k. YH ________________________________ From: linuxbios-bounces(a)linuxbios.org [mailto: linuxbios-bounces(a)linuxbios.org <mailto:linuxbios-bounces@linuxbios.org> ] On Behalf Of Arturo Mann Sent: Wednesday, June 07, 2006 5:17 PM To: linuxbios(a)linuxbios.org Subject: [LinuxBIOS] Tyan ThunderK8SRE Hello there, I'm building a new server, based around a Tyan Thunder K8SRE (S2891). The specs claim it's using an 8MiB flash chip for Phoneix Bios. I would very much like to use LinuxBios to make the booting much easier for me. (After the initial turmoil) So, my question is, does anyone know which BiosSaviour will work with such a Flash /Bios / Mainboard combo? Thanks, Cheers, -- ------------------------ Arturo Mann, arturo.mann(a)gmail.com -- linuxbios mailing list linuxbios(a)linuxbios.org http://www.openbios.org/mailman/listinfo/linuxbios <http://www.google.com/url?sa=D&q=http%3A%2F%2Fwww.openbios.org%2Fmailma n%2Flistinfo%2Flinuxbios>

1 0

Re: [LinuxBIOS] Tyan ThunderK8SRE
by Lu, Yinghai 08 Jun '06

08 Jun '06

The BIOSSavior only have 512k. So you need to make sure the linuxbios image is 512k. YH ________________________________ From: linuxbios-bounces(a)linuxbios.org [mailto:linuxbios-bounces@linuxbios.org] On Behalf Of Arturo Mann Sent: Wednesday, June 07, 2006 5:17 PM To: linuxbios(a)linuxbios.org Subject: [LinuxBIOS] Tyan ThunderK8SRE Hello there, I'm building a new server, based around a Tyan Thunder K8SRE (S2891). The specs claim it's using an 8MiB flash chip for Phoneix Bios. I would very much like to use LinuxBios to make the booting much easier for me. (After the initial turmoil) So, my question is, does anyone know which BiosSaviour will work with such a Flash /Bios / Mainboard combo? Thanks, Cheers, -- ------------------------ Arturo Mann, arturo.mann(a)gmail.com

4 3

[LinuxBIOS] Overclocking with LinuxBIOS
by Patrick (Xentech) 07 Jun '06

07 Jun '06

Hi, Would it be possible to do some overclocking with LinuxBIOS?

4 3

[LinuxBIOS] Tyan ThunderK8SRE
by Arturo Mann 07 Jun '06

07 Jun '06

Hello there, I'm building a new server, based around a Tyan Thunder K8SRE (S2891). The specs claim it's using an 8MiB flash chip for Phoneix Bios. I would very much like to use LinuxBios to make the booting much easier for me. (After the initial turmoil) So, my question is, does anyone know which BiosSaviour will work with such a Flash /Bios / Mainboard combo? Thanks, Cheers, -- ------------------------ Arturo Mann, arturo.mann(a)gmail.com

1 0

[LinuxBIOS] bios addressing
by Tyler Pohl 07 Jun '06

07 Jun '06

What is the first instructions address in a 2Mb bios chip ? I'm not very familiar with i386 processors obviously because i assumed the first instruction on power up was 0h but i don't think thats the case now. Is there a good flow chart somewhere on the web I don't know about ?

3 2

[LinuxBIOS] Is my hardware supported?
by Adrian Coman 05 Jun '06

05 Jun '06

Hi, I have the following lspci output, please let me know if this hw it's supported. Thanks, Adrian 00:00.0 Host bridge: Intel Corporation 955X Memory Controller Hub Subsystem: Dell: Unknown device 01a8 Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort+ >SERR- <PERR- Latency: 0 Capabilities: <available only to root> 00:01.0 PCI bridge: Intel Corporation 955X PCI Express Graphics Port (prog-if 00 [Normal decode]) Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0, cache line size 10 Bus: primary=00, secondary=01, subordinate=01, sec-latency=0 I/O behind bridge: 0000f000-00000fff Memory behind bridge: fc000000-feafffff Prefetchable memory behind bridge: 00000000e0000000-00000000eff00000 BridgeCtl: Parity- SERR+ NoISA- VGA+ MAbort- >Reset- FastB2B- Capabilities: <available only to root> 00:1b.0 Class 0403: Intel Corporation 82801G (ICH7 Family) High Definition Audio Controller (rev 01) Subsystem: Dell: Unknown device 01a8 Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0, cache line size 10 Interrupt: pin A routed to IRQ 16 Region 0: Memory at febfc000 (64-bit, non-prefetchable) [size=16K] Capabilities: <available only to root> 00:1c.0 PCI bridge: Intel Corporation 82801G (ICH7 Family) PCI Express Port 1 (rev 01) (prog-if 00 [Normal decode]) Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0, cache line size 10 Bus: primary=00, secondary=02, subordinate=02, sec-latency=0 I/O behind bridge: 0000f000-00000fff Memory behind bridge: fbf00000-fbffffff Prefetchable memory behind bridge: 00000000fff00000-0000000000000000 BridgeCtl: Parity- SERR+ NoISA- VGA- MAbort- >Reset- FastB2B- Capabilities: <available only to root> 00:1c.4 PCI bridge: Intel Corporation 82801GR/GH/GHM (ICH7 Family) PCI Express Port 5 (rev 01) (prog-if 00 [Normal decode]) Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0, cache line size 10 Bus: primary=00, secondary=03, subordinate=03, sec-latency=0 I/O behind bridge: 0000f000-00000fff Memory behind bridge: fff00000-000fffff Prefetchable memory behind bridge: 00000000fff00000-0000000000000000 BridgeCtl: Parity- SERR+ NoISA- VGA- MAbort- >Reset- FastB2B- Capabilities: <available only to root> 00:1c.5 PCI bridge: Intel Corporation 82801GR/GH/GHM (ICH7 Family) PCI Express Port 6 (rev 01) (prog-if 00 [Normal decode]) Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0, cache line size 10 Bus: primary=00, secondary=04, subordinate=04, sec-latency=0 I/O behind bridge: 0000f000-00000fff Memory behind bridge: fbe00000-fbefffff Prefetchable memory behind bridge: 00000000fff00000-0000000000000000 BridgeCtl: Parity- SERR+ NoISA- VGA- MAbort- >Reset- FastB2B- Capabilities: <available only to root> 00:1d.0 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #1 (rev 01) (prog-if 00 [UHCI]) Subsystem: Dell: Unknown device 01a8 Control: I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Interrupt: pin A routed to IRQ 21 Region 4: I/O ports at ff80 [size=32] 00:1d.1 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #2 (rev 01) (prog-if 00 [UHCI]) Subsystem: Dell: Unknown device 01a8 Control: I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Interrupt: pin B routed to IRQ 22 Region 4: I/O ports at ff60 [size=32] 00:1d.2 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #3 (rev 01) (prog-if 00 [UHCI]) Subsystem: Dell: Unknown device 01a8 Control: I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Interrupt: pin C routed to IRQ 18 Region 4: I/O ports at ff40 [size=32] 00:1d.3 USB Controller: Intel Corporation 82801G (ICH7 Family) USB UHCI #4 (rev 01) (prog-if 00 [UHCI]) Subsystem: Dell: Unknown device 01a8 Control: I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Interrupt: pin D routed to IRQ 23 Region 4: I/O ports at ff20 [size=32] 00:1d.7 USB Controller: Intel Corporation 82801G (ICH7 Family) USB2 EHCI Controller (rev 01) (prog-if 20 [EHCI]) Subsystem: Dell: Unknown device 01a8 Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Interrupt: pin A routed to IRQ 21 Region 0: Memory at ffa80800 (32-bit, non-prefetchable) [size=1K] Capabilities: <available only to root> 00:1e.0 PCI bridge: Intel Corporation 82801 PCI Bridge (rev e1) (prog-if 01 [Subtractive decode]) Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Bus: primary=00, secondary=05, subordinate=05, sec-latency=32 I/O behind bridge: 0000f000-00000fff Memory behind bridge: fff00000-000fffff Prefetchable memory behind bridge: 00000000fff00000-0000000000000000 BridgeCtl: Parity- SERR+ NoISA- VGA- MAbort- >Reset- FastB2B- Capabilities: <available only to root> 00:1f.0 ISA bridge: Intel Corporation 82801GB/GR (ICH7 Family) LPC Interface Bridge (rev 01) Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Capabilities: <available only to root> 00:1f.1 IDE interface: Intel Corporation 82801G (ICH7 Family) IDE Controller (rev 01) (prog-if 8a [Master SecP PriP]) Subsystem: Dell: Unknown device 01a8 Control: I/O+ Mem- BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Interrupt: pin A routed to IRQ 16 Region 0: I/O ports at <ignored> Region 1: I/O ports at <ignored> Region 2: I/O ports at <ignored> Region 3: I/O ports at <ignored> Region 4: I/O ports at ffa0 [size=16] 00:1f.2 Class 0106: Intel Corporation 82801GR/GH (ICH7 Family) Serial ATA Storage Controllers cc=AHCI (rev 01) (prog-if 01) Subsystem: Dell: Unknown device 01a8 Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- Status: Cap+ 66Mhz+ UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Interrupt: pin C routed to IRQ 20 Region 0: I/O ports at fe00 [size=8] Region 1: I/O ports at fe10 [size=4] Region 2: I/O ports at fe20 [size=8] Region 3: I/O ports at fe30 [size=4] Region 4: I/O ports at fea0 [size=16] Region 5: Memory at febfbc00 (32-bit, non-prefetchable) [size=1K] Capabilities: <available only to root> 00:1f.3 SMBus: Intel Corporation 82801G (ICH7 Family) SMBus Controller (rev 01) Subsystem: Dell: Unknown device 01a8 Control: I/O+ Mem- BusMaster- SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- Status: Cap- 66Mhz- UDF- FastB2B+ ParErr- DEVSEL=medium >TAbort- <TAbort- <MAbort- >SERR- <PERR- Interrupt: pin B routed to IRQ 17 Region 4: I/O ports at ece0 [size=32] 01:00.0 VGA compatible controller: nVidia Corporation NV44 [Quadro NVS 285] (rev a1) (prog-if 00 [VGA]) Subsystem: nVidia Corporation: Unknown device 029d Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0 Interrupt: pin A routed to IRQ 16 Region 0: Memory at fc000000 (32-bit, non-prefetchable) [size=16M] Region 1: Memory at e0000000 (64-bit, prefetchable) [size=256M] Region 3: Memory at fd000000 (64-bit, non-prefetchable) [size=16M] Expansion ROM at fea00000 [disabled] [size=128K] Capabilities: <available only to root> 04:00.0 Ethernet controller: Broadcom Corporation NetXtreme BCM5751 Gigabit Ethernet PCI Express (rev 01) Subsystem: Dell: Unknown device 01a8 Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- Status: Cap+ 66Mhz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- Latency: 0, cache line size 10 Interrupt: pin A routed to IRQ 17 Region 0: Memory at fbef0000 (64-bit, non-prefetchable) [size=64K] Capabilities: <available only to root>

2 1

Re: [LinuxBIOS] linuxbios Digest, Vol 16, Issue 2
by Jim Gettys 02 Jun '06

02 Jun '06

> Date: Thu, 1 Jun 2006 17:32:46 -0500 > From: "Richard Smith" <smithbone(a)gmail.com> > Subject: Re: [LinuxBIOS] OLPC (One Laptop Per Child) Developer's > program. > To: LinuxBIOS <linuxbios(a)linuxbios.org> > Cc: jg(a)laptop.org > Message-ID: > <8a0c36780606011532lc1d6253t51a2173af9c432be(a)mail.gmail.com> > Content-Type: text/plain; charset=ISO-8859-1; format=flowed > > On 5/30/06, Jim Gettys <jg(a)laptop.org> wrote: > > > As you know, we've said we were going to have a developer's program. You > > can find more information, including how to apply for boards at: > > Ron: how many of these are sort of ear marked for LB developers? I > would like to apply for one of these but if LB allready has enough > then I don't want to hog one. > This is my headache to deal with. I don't want to discourage people to apply, and we're ending up with more hardware than expected, and I haven't revisited my spreadsheet to reflect that. What I have down now for LinuxBIOS development is certainly significantly more than the number currently in people's hands. Regards, - Jim -- Jim Gettys One Laptop Per Child

1 0

[LinuxBIOS] OLPC (One Laptop Per Child) Developer's program.
by Jim Gettys 01 Jun '06

01 Jun '06

As you know, we've said we were going to have a developer's program. You can find more information, including how to apply for boards at: http://wiki.laptop.org/index.php/Developers_Program Note that these are bare PC prototype boards, not packaged machines. Jim Gettys -- Jim Gettys One Laptop Per Child

2 1

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot June 2006