[coreboot] Why coreboot for riscv does not support multi-core?