[coreboot] COREBOOT and FSP CONFIGURATION for INTEL TIGERLAKE BOARD