Re: [coreboot] smi handler support for fsp baytrail

[Sun, Jiming]

Hi, Tank,

Can you share your log?

Thanks,
Jiming

From: [e-mail] [mailto:[e-mail]]
Sent: Sunday, June 08, 2014 11:59 PM
To: Sun, Jiming; coreboot
Cc: martin.roth; ron minnich
Subject: Re: [coreboot] smi handler support for fsp baytrail

Hi Jiming,
    It's ok with configure MrcInitTsegSize = 8M.I can boot ubuntu and windows now ! But when I set MrcInitTsegSize = 8M, anthoer issue happened:we can't find mrc.cache which will cause a restart again in fspinit api when I restart the system(pci reset).
________________________________
Thanks,
Tank
EXT:8051

From: Sun, Jiming
Date: 2014-06-07 00:15
To: [e-mail]; coreboot
CC: martin.roth; rminnich
Subject: Re: [coreboot] smi handler support for fsp baytrail
Hi, Tank,

It might be the TSEG size configuration.

In devicetree.cb:
    register "MrcInitTsegSize"      = "TSEG_SIZE_DEFAULT"

By default  TSEG_SIZE_DEFAULT is 0.   It needs to be set to none 0, such as 8  (TSEG_SIZE_8_MB).

Let us know if this helps.

Jiming

From: [e-mail] [mailto:[e-mail]]
Sent: Thursday, June 05, 2014 11:48 PM
To: coreboot
Cc: martin.roth; rminnich
Subject: [coreboot] smi handler support for fsp baytrail

Hi all,

What about the smi support for fsp baytrail?When I select HAVE_SMI_HANDLER for fsp baytrail,it will halt at:
    ERROR: Could not find FSP HOB pointer in CBFS!
    POST: 0x79
    POST: 0x9c
    ACPI: Writing ACPI tables at f0000.
    ACPI: * FACS @ 000f0210 Length 40ACPI: * DSDT @ 000f0250 Length 2a89SCI is IRQ9
    ACPI: added table 1/32, length now 40
    ACPI: * FADT @ 000f2ce0 Length f4ACPI: added table 2/32, length now 44
    ACPI: * HPET @ 000f2de0 Length 38
    ACPI: added table 3/32, length now 48
    ACPI: * MADT @ 000f2e20 Length 6c
    ACPI: added table 4/32, length now 52
    ACPI: * MCFG @ 000f2e90 Length 3c
    ACPI: Could not find CBMEM GNVS
    ACPI: Patching up global NVS in DSDT at offset 0x009f -> 000f2ed0

Thanks,
Tank