[coreboot] Interrupt routing with PCIe bridges as many functions of one southbridge device