coreboot

coreboot@coreboot.org

12 participants
39780 discussions

[COMMIT] EPIA irq fixed, thanks to Kevin Hester
by Andrew Ip 18 Dec '02

18 Dec '02

Finally... We have got the irq assignment working. Here are the checkins cpu/c3/premtrr.inc lib/newpci.c - added added pci_level_irq and pci_assign_irqs lib/vsprintf.c southbridge/via/vt8231/ideconfig.inc mainboard/via/epia/Config mainboard/via/epia/irq_tables.c mainboard/via/epia/mainboard.c northbridge/via/vt694/northbridge.c southbridge/via/vt8231/southbridge.c superio/via/vt8231/setup_ethernet.inc However there are still some minor problems, eg 1. linuxbios willl hang at pci scanning devfn > 0xa8 when rebooting 2. linux might hange when pci scanning devfn > 0xa8 That could be a hardware problem according to Ron. 3. pirq semi-working. Although irq is being assigned correctly, device doesn't work. Luckily we can force irq. Kevin still has some extra stuffs to add, eg, non-block console display. I will work on it later. Thanks Kevin and Ron for all the help. Happy hacking. -Andrew -- Andrew Ip Email: aip(a)cwlinux.com Tel: (852) 2542 2046 Fax: (852) 2542 2036 Mobile: (852) 9201 9866 Cwlinux Limited Unit 202B 2/F Lai Cheong Factory Building, 479-479A Castle Peak Road, Lai Chi Kok, Kowloon, Hong Kong. Tel: (852)2542 2046 Fax: (852)2542 2036 For public pgp key, please obtain it from http://www.keyserver.net/en.

3 12

Re: [COMMIT] EPIA irq fixed, thanks to Kevin Hester
by Kevin Hester 17 Dec '02

17 Dec '02

Alternate solution: I've seen other boards where certain PCI addresses cause hangs. If you want to have full kernel PCI support, you might want to make a patch that lets you skip bad PCI addresses. i.e. some new kernel parameters like "badpci=foo,foo,...". In this case "badpci=0xa8". This might be useful in the future. Kevin ---------- Original Message ---------------------------------- From: Andrew Ip <aip(a)cwlinux.com> Date: Tue, 17 Dec 2002 10:41:05 +0800 > >> I've seen this problem, but ONLY on VIA north bridges derived from the >> 8601. Hence I still blame the chipset. >> So we can build a working EPIA at this point? >Basically yes. If you have the above problem, you probably need to change the >kernel to skip the pci probe. > >-Andrew > >-- >Andrew Ip >Email: aip(a)cwlinux.com >Tel: (852) 2542 2046 >Fax: (852) 2542 2036 >Mobile: (852) 9201 9866 > >Cwlinux Limited >Unit 202B 2/F Lai Cheong Factory Building, >479-479A Castle Peak Road, >Lai Chi Kok, Kowloon, >Hong Kong. > >Tel: (852)2542 2046 >Fax: (852)2542 2036 > >For public pgp key, please obtain it from http://www.keyserver.net/en. > >

3 3

Re: LinuxBios on SC2200 board from National
by Luigi Capriotti 17 Dec '02

17 Dec '02

>What's the "best" LRP-like thing out there that runs 2.4? it's LEAF, runs on 2.4.20 and it derives directly from LRP. http://leaf.sourceforge.net/ very active project. Luigi

1 0

Help - SDCC HowTo ??
by Karthik Bala Guru 16 Dec '02

16 Dec '02

Dear anant, I came across your link in some SDCC page. I am interested only in the windowz version for the time being. I want to know whether it is very efficient as that of the KEIL C CROSS COMPILER .. Will it be possible to handle floating points ? Will a normallly written C program run without any hitch ??? Do reply and help, Thanking you, karthik bala guru tkarthikbalaguru(a)yahoo.co.in linladn(a)yahoo.co.in ________________________________________________________________________ Missed your favourite TV serial last night? Try the new, Yahoo! TV. visit http://in.tv.yahoo.com

2 1

new mainboards from Steve M. Gehlbach
by Ronald G. Minnich 16 Dec '02

16 Dec '02

Steve just gave me a bunch of neat stuff. pc chips m787+, and stpc consumer 2. The logo and two vga fonts. vga support functions. I have checked the patches and they seem fine, although I hope Ollie or Andrew Ip will double-check the 630 support. thanks ron

2 2

smartcore-p3 confirmed with new Gehlbach changes
by Ronald G. Minnich 16 Dec '02

16 Dec '02

Looks like at least one platform is ok. ron

1 0

kernel image size
by John Allen 16 Dec '02

16 Dec '02

I need to get the kernel that I am building for my Geode sc1200 (including the linuxbios code) small enough to fit on a 256K eeprom. Is this possible? My first attempt resulted in vmlinux of 626K. After compiling linuxBIOS it gave my a rominage of 448K. Am I missing something? I tried to strip as much out of the kernel as possible. John

5 4

LinuxBios on SC2200 board from National
by Yogesh Desai 16 Dec '02

16 Dec '02

** Proprietary ** We have SC2200 board from National and being trying with ExpressROM biose code given by National. Will it be advisable to boot the board with LinuxBios and still use all the pheripheral interfaces and displays. Please help Thanx and regards Yogesh

5 9

ATMEL 8051 free c cross compilers
by Karthik Bala Guru 16 Dec '02

16 Dec '02

Dear linBiosians, I have KEIL C cross compiler for ATMEL 8051 8-bit for windowz .. I found that SDCC is a free c cross compiler . I want to know if some other c cross compilers are available for free for that buggy windows and the robust linux ... Especially for ATMEL 8051 . Thanking you, karthik bala guru tkarthikbalaguru(a)yahoo.co.in linladn(a)yahoo.co.in ________________________________________________________________________ Missed your favourite TV serial last night? Try the new, Yahoo! TV. visit http://in.tv.yahoo.com

1 0

Order of Execution
by Nathanael Noblet 16 Dec '02

16 Dec '02

Hello, My attempt at a sis530 port seems to be coming along. I am almost ready to compile and try this thing. I am though confused or unclear as to the order that stuff needs to happen. I assume that eventually I initialize RAM and then superIO and all that, what I don't understand is the basic order of execution, this happens and then this needs to and then this ... etc. I have been using as a guide the sis540 chipset and stuff like that to get my configuration files together and as examples, but well since the code for stuff is spread accross trees, what happens when I make one of these projects? Does it take the mainboard.c file first, then the raminit? I'm not sure if I am being as clear as possible, but if anyone has a clue what I'm asking about it would help. For example, the raminit and the chipset specific code is usually assembly, whereas the mainboard.c is well, C. So where does that raminit come into play, and how is it called, IS it called like a function, same goes for the chipset initialization (I guess chip init is tied pretty closely with the ram init stuff but well what happens in what order is what I could use some pointers on.... -- Nathanael Noblet Gnat Solutions 4604 Monterey Ave NW Calgary, AB T3B 5K4 T/F 403.288.5360 C 403.809.5368 http://www.gnat.ca/

5 8

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot