coreboot

coreboot@coreboot.org

6 participants
39591 discussions

compatible flash chips
by Nathanael Noblet 25 Aug '03

25 Aug '03

Hello, I just received my EPIA 800 and am itching to get it up and running with freebios. I have flash parts for a board I was previously working on. I'd like to know if they are compatible, they are the same form factor (as in PLCC chips). The one in the board is a SST 39sf020a, and I have Winbond w29c020cp90b. How do I know if they are compatible? I'd rather not flash this and it not work, and then not be able to do anything with it... -- Nathanael Noblet Gnat Solutions 4604 Monterey Ave NW Calgary, AB T3B 5K4 T/F 403.288.5360 C 403.809.5368 http://www.gnat.ca/

5 5

linuxbios on arbor emcore i612?
by Hubert Denkmair 25 Aug '03

25 Aug '03

Hello list, i am planning to build my own car mp3 player in the near future. Therefore I'm going to buy a 3.5" Single Board Computer, and OF COURSE linux will be my operating system of choice :-) Since a fast boot process will be important for me, it seems very useful to buy a board supporting linuxbios. Currently I have a rather cheap SBC on my mind, the "EmCORE-i612VL", manufactured by arbor. Datasheet: ftp://ftp.arbor.com.tw/pub/datasheets/miniboards/emcore-i612.pdf Is this board supported by linuxbios? I looked at the status page and did not find information about this board or even the used i815 chipset. Are the boards mentioned on the status page really the only ones with linuxbios support? If so, can you recommand me a cheap SBC with similar features (+5V power supply only, Celeron400 or equivalent CPU, CF Socket)? Thank you in advance, seems to me you're doing great work! Hubert

2 1

Question about Opteron UnitID register
by David Hendricks 25 Aug '03

25 Aug '03

I know you guys aren't AMD tech support, I was hoping someone could help me figure this problem out. In section 3.3.8 (page 35) of their BIOS and Kernel developers guide ( http://www.amd.com/us-en/assets/content_type/white_papers_and_tech_docs/260… ), they have a 32-bit UnitID register. The example given lists the lowest four bits as follows: 3-2: CPU1 Unit ID 1-2: CPU0 Unit ID Ok, so you could give CPU1, CPU2, and CPU3 a unique ID with two binary digits, but I thought we were supposed to be able to have eight (or more?) CPUs? Is there something obvious I'm missing? Is the CPU Unit ID the same as the NodeID, or different? Do these CPU Unit IDs even have to be unique for each CPU? I was thinking perhaps the CPU1 Unit ID is used only by a noncoherant device attached via Hypertransport link to what it thinks is CPU1 to differentiate the CPU it's attached to from CPU0. If this is true, is it necessary since the bootstrap processor, CPU0, is the only one with access to its northbridge and memory controller at this point? Sorry if all this is complete and utter nonsense, I'm just a very curious newbie.

2 1

Re: Any freebios2 CVS snapshot ?
by Adam Agnew 25 Aug '03

25 Aug '03

Here you go. Just pulled down and tarbz2-ed up. http://www.missl.cs.umd.edu/~agnew/freebios2-08252003.tar.bz2 On Mon, 25 Aug 2003, Mace Gael wrote: > Hello, > > working on an AMD platform (dual Opteron), I concentrate one's efforts on > the HyperTransport link and related chipset (8111, 8131 and 8151). > > And first of all, because I want to have under control all blocks, I'm > starting by-passing any propriatery BIOS. > > Also, I'm very interested in getting and testing your FreeBios module and > why not offering my contribution. However, all things related to my target > are located in your freebios2 branch. > > And because my (...) proxy doesn't give me permission to access to CVS > server, is any snapshot gathering the latest version ? Or any other way than > to download manually each file ? > > Thanks in advance > > Gael MACE e-mail:gael.mace@thomson.net > Research & Innovation Corporate Research Rennes > Labo Multimedia Streaming & Storage (MSS) > Thomson Multimedia R&D > 1 Avenue de Belle Fontaine Tel: (33)(0)299.273.386 > CS17616 Fax: (33)(0)299.273.558 > 35510 CESSON-SEVIGNE > FRANCE > > ------>> The speed can kill ==> use Windows <<------ > > _______________________________________________ > Linuxbios mailing list > Linuxbios(a)clustermatic.org > http://www.clustermatic.org/mailman/listinfo/linuxbios >

1 0

Any freebios2 CVS snapshot ?
by Mace Gael 25 Aug '03

25 Aug '03

Hello, working on an AMD platform (dual Opteron), I concentrate one's efforts on the HyperTransport link and related chipset (8111, 8131 and 8151). And first of all, because I want to have under control all blocks, I'm starting by-passing any propriatery BIOS. Also, I'm very interested in getting and testing your FreeBios module and why not offering my contribution. However, all things related to my target are located in your freebios2 branch. And because my (...) proxy doesn't give me permission to access to CVS server, is any snapshot gathering the latest version ? Or any other way than to download manually each file ? Thanks in advance Gael MACE e-mail:gael.mace@thomson.net Research & Innovation Corporate Research Rennes Labo Multimedia Streaming & Storage (MSS) Thomson Multimedia R&D 1 Avenue de Belle Fontaine Tel: (33)(0)299.273.386 CS17616 Fax: (33)(0)299.273.558 35510 CESSON-SEVIGNE FRANCE ------>> The speed can kill ==> use Windows <<------

1 0

[회신] Welcome to the "Linuxbios" mailing list (Digest mode)
by kimyj＠etri.re.kr 24 Aug '03

24 Aug '03

Hi, I'm Youngjae, Kim. I hope my email address would be posted to the Linuxbios(a)clustermatic.org mailing list! Thanks in advance.

1 0

linuxbios on arbor emcore i612?
by Hubert Denkmair 22 Aug '03

22 Aug '03

1 0

re: [Etherboot-users] re: s2885
by YhLu 18 Aug '03

18 Aug '03

Eric, It hangs at Tg3_init_hw/tg3_disable_ints/tw32_mailbox2(MAILBOX_INTERUPT_0 + TG3_64BIT_REG_LOW,0x00000001). Regards YH Etherboot 5.2.0 (GPL) http://etherboot.org Tagged ELF for [TG3] Relocating _text from: [00025ae0,00065e70) to [efebfc70,eff00000) Probing pci nic... 00:01.00 [1022/7450] 00:01.01 [1022/7451] 00:02.00 [1022/7450] 00:02.01 [1022/7451] 00:03.00 [1022/7460] 00:04.00 [1022/7468] 00:04.01 [1022/7469] 00:04.02 [1022/746A] 00:04.03 [1022/746B] 00:04.05 [1022/746D] 00:18.00 [1022/1100] 00:18.01 [1022/1101] 00:18.02 [1022/1102] 00:18.03 [1022/1103] 00:19.00 [1022/1100] 00:19.01 [1022/1101] 00:19.02 [1022/1102] 00:19.03 [1022/1103] 01:09.00 [14E4/16A7] [tg3-5703X]The PCI BIOS has not enabled this device! Updating PCI command 0002->0007. pci_bus 01 pci_device_fn 48 Capability: 7 Capability: 1 Ethernet addr: 00:E0:81:F0:19:63 Tigon3 [partno(BCM95703A30) rev 1002 PHY(5703)] (PCIX:100MHz:64-bit) tg3_init_hw 1 tg3_disable_ints 1

1 0

Re: [Etherboot-users] re: s2885
by YhLu 18 Aug '03

18 Aug '03

1 0

Re: [Etherboot-users] re: s2885
by YhLu 18 Aug '03

18 Aug '03

Eric, There is one hardcode in src/northbridge/amd/amdk8/northbridge.c to change the value of 0xBC to 0x00ffff00, so the link2 to cpu0 is changed back to link0 again. I changed the hard code to "|" instead of direct assignment. But it hung after get the Ethernet mac address. Any idea? Regards YH. Etherboot 5.2.0 (GPL) http://etherboot.org Tagged ELF for [TG3] Relocating _text from: [00025a60,00065df0) to [efebfc70,eff00000) Probing pci nic... 00:01.00 [1022/7450] 00:01.01 [1022/7451] 00:02.00 [1022/7450] 00:02.01 [1022/7451] 00:03.00 [1022/7460] 00:04.00 [1022/7468] 00:04.01 [1022/7469] 00:04.02 [1022/746A] 00:04.03 [1022/746B] 00:04.05 [1022/746D] 00:18.00 [1022/1100] 00:18.01 [1022/1101] 00:18.02 [1022/1102] 00:18.03 [1022/1103] 00:19.00 [1022/1100] 00:19.01 [1022/1101] 00:19.02 [1022/1102] 00:19.03 [1022/1103] 01:09.00 [14E4/16A7] [tg3-5703X]The PCI BIOS has not enabled this device! Updating PCI command 0002->0007. pci_bus 01 pci_device_fn 48 Capability: 7 Capability: 1 err=0 Ethernet addr: 00:E0:81:F0:19:63 Tigon3 [partno(BCM95703A30) rev 1002 PHY(5703)] (PCIX:100MHz:64-bit)

1 0

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot