coreboot

coreboot@coreboot.org

11 participants
39714 discussions

ACPI and Linux
by Stefan Reinauer 19 Jan '05

19 Jan '05

*Sigh* When Linux has IOAPICs and Local Apics configured via an ACPI MADT it will not read the mptable at all. It will reference mptable information though and not find any bus. Only way out seems to add a DSDT als well. Or whatever table it wants for that. It is really broken. Stefan

1 0

linkb_to_host
by YhLu 19 Jan '05

19 Jan '05

Committed. Please check it. i wonder what the different between offs = ( pci_read_config16(dev, pos + PCI_CAP_FLAGS) & (1<<10)) ? PCI_HT_SLAVE1_OFFS : PCI_HT_SLAVE0_OFFS; and offs = ( (pci_read_config16(dev, pos + PCI_CAP_FLAGS) >> 10) & 1) ? PCI_HT_SLAVE1_OFFS : PCI_HT_SLAVE0_OFFS;

2 1

Re: SMP linux
by YhLu 18 Jan '05

18 Jan '05

You are kidding. I put junk in the CVS server? I guess he still need some time to figure out how to modify his mptable.c. YH -----Original Message----- From: ebiederman(a)lnxi.com [mailto:ebiederman@lnxi.com] Sent: Tuesday, January 18, 2005 11:35 AM To: Gin Cc: 'LinuxBIOS' Subject: Re: SMP linux "Gin" <ginlin(a)nexcom.com.tw> writes: > I've been stuck at this problem for a while. My linuxbios boots a > NON-SMP kernel ok but not the SMP one. > The SMP kernel gets loaded and run. When it tries to access an IDE > drive, an IDE command timed out before anything returns(kernel > messages). My I/O APIC settings correspond to the MP table. > > All ISA devices are mapped to the I/O IOAPIC at 0xFEC00000. But where do > we set this I/O APIC up? How does it know to route the IRQs to the local > APIC? Linux looks at the mptable. > Another question is, does linuxbios setup the local APIC as Virtual Wire > mode that via I/O APIC? Usually we simply setup the local apic in virtual wire mode. > My board is similar to Tyan/s2735, does anyone get this booted with a > SMP linux before?? Good question. Eric _______________________________________________ Linuxbios mailing list Linuxbios(a)clustermatic.org http://www.clustermatic.org/mailman/listinfo/linuxbios

3 3

Intel 7520 support
by YhLu 18 Jan '05

18 Jan '05

Eric, When can you put the E7520 support on the CVS server? I have worked out all amd64 dual core support even on 8 way system and want to play something else. Regards YH

2 1

Re: SMP linux
by YhLu 18 Jan '05

18 Jan '05

I moved that from V1 to V2 before you change the cpu initialization structure..... YH

1 0

RE: Overlaping IO resource for AMD K8
by YhLu 18 Jan '05

18 Jan '05

It works on S2895 + NV (Vendor 10de, Device 00fd) card. You did a great job. Please disable the printk_debug instruction biosemu.c. YH

6 17

Re: configurable HT speeds.
by YhLu 18 Jan '05

18 Jan '05

With normal BIOS, there is option to let End user to select 1000Mhz or 800Hz. And customer report there is performance difference with that. YH > >In addition I measured it on a dual cpu system and I could not >detect a performance difference based on the link speed so I decided >to play that one safe.

2 1

SMP linux
by Gin 18 Jan '05

18 Jan '05

I've been stuck at this problem for a while. My linuxbios boots a NON-SMP kernel ok but not the SMP one. The SMP kernel gets loaded and run. When it tries to access an IDE drive, an IDE command timed out before anything returns(kernel messages). My I/O APIC settings correspond to the MP table. All ISA devices are mapped to the I/O IOAPIC at 0xFEC00000. But where do we set this I/O APIC up? How does it know to route the IRQs to the local APIC? Another question is, does linuxbios setup the local APIC as Virtual Wire mode that via I/O APIC? My board is similar to Tyan/s2735, does anyone get this booted with a SMP linux before?? many thinks, gin

3 2

configurable HT speeds.
by Stefan Reinauer 18 Jan '05

18 Jan '05

Hi, as far as I see CPU-CPU HT links are configured with 800MHz at max. C0 and newer K8 CPUs should be able to do 1000. Is there any reason not to enable this in such case? Also, if there happened to be 8131 which do 800MHz on the link, can we make this configurable via cmos or is Config.lb the way to go that early? Stefan

2 1

Re: Overlaping IO resource for AMD K8
by YhLu 18 Jan '05

18 Jan '05

Yes. I swap the class_hi and class_lo in pci_rom.h YH -----Original Message----- From: Li-Ta Lo [mailto:ollie@lanl.gov] Sent: Tuesday, January 18, 2005 10:31 AM To: YhLu Cc: Eric W. Biederman; Ronald G. Minnich; LinuxBIOS Subject: Re: Overlaping IO resource for AMD K8 On Tue, 2005-01-18 at 11:13, YhLu wrote: > Ollie, > > I fixed one bug in the class code ...in pci_rom.c. please check it. ... > > YH Did you check in ? Ollie

1 0

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot