j
k
j a
j l
Are there any guidelines or code for setting up DRAM ECC mode in memory controller of AMD Family 10h processors? I mean beyond what BKDG has to say on that.
Thank you!
Back to the thread
Back to the list