coreboot

coreboot@coreboot.org

11 participants
39712 discussions

30 Sep '04

I guess 82801er need that too. YH -----Original Message----- From: Ronald G. Minnich [mailto:rminnich@lanl.gov] Sent: Thursday, September 30, 2004 9:38 AM To: linuxbios(a)clustermatic.org Subject: changes today. A few changes that are important to some of you. First, I found a fun problem in the i82801dbm early smbus code. It starts an op, then waits for the 'active' bit to go to zero. The CPU is so fast that it polls before the bit goes to one, sees that it is zero, says 'the op is done', then gets an error because the right done bit is not set. The result on the digital Logic adl855pc was that it would not reliably read the smbus. So I've added, to this file: southbridge/intel/i82801dbm/i82801dbm_early_smbus.c this function: > static int smbus_wait_until_active(void) > { > unsigned long loops; > loops = SMBUS_TIMEOUT; > do { > unsigned char val; > smbus_delay(); > val = inb(SMBUS_IO_BASE + SMBHSTSTAT); > if ((val & 1)) { > break; > } > } while(--loops); > return loops?0:-4; > } which I hope is the right way to do this :-) And in the smbus_read_byte, it now calls the function in this manner: > /* poll for it to start */ > if (smbus_wait_until_active() < 0) { > return -4; > } in other words, wait until it is started BEFORE you see if it is done :-) This affects all mobos using this part; let me know if it is trouble for you. It should not be. Next, flash_and_burn now has an erase_block_jedec function, and I have added support for the SST firmware hub parts. Tested and working on the 1 MBYTE SST part (49LF008A) ron _______________________________________________ Linuxbios mailing list Linuxbios(a)clustermatic.org http://www.clustermatic.org/mailman/listinfo/linuxbios

1 0

changes today.
by Ronald G. Minnich 30 Sep '04

30 Sep '04

A few changes that are important to some of you. First, I found a fun problem in the i82801dbm early smbus code. It starts an op, then waits for the 'active' bit to go to zero. The CPU is so fast that it polls before the bit goes to one, sees that it is zero, says 'the op is done', then gets an error because the right done bit is not set. The result on the digital Logic adl855pc was that it would not reliably read the smbus. So I've added, to this file: southbridge/intel/i82801dbm/i82801dbm_early_smbus.c this function: > static int smbus_wait_until_active(void) > { > unsigned long loops; > loops = SMBUS_TIMEOUT; > do { > unsigned char val; > smbus_delay(); > val = inb(SMBUS_IO_BASE + SMBHSTSTAT); > if ((val & 1)) { > break; > } > } while(--loops); > return loops?0:-4; > } which I hope is the right way to do this :-) And in the smbus_read_byte, it now calls the function in this manner: > /* poll for it to start */ > if (smbus_wait_until_active() < 0) { > return -4; > } in other words, wait until it is started BEFORE you see if it is done :-) This affects all mobos using this part; let me know if it is trouble for you. It should not be. Next, flash_and_burn now has an erase_block_jedec function, and I have added support for the SST firmware hub parts. Tested and working on the 1 MBYTE SST part (49LF008A) ron

1 0

P4 powerup register value
by zhu shi song 30 Sep '04

30 Sep '04

When p4 power up , what's the value and meaning of the registers such as ebx, edx etc? Who know the information, need help. tks zhu __________________________________ Do you Yahoo!? New and Improved Yahoo! Mail - Send 10MB messages! http://promotions.yahoo.com/new_mail

3 2

x86emu / bios-emu gnuarch repository
by Stefan Reinauer 29 Sep '04

29 Sep '04

Hi, I finally set up a GNU arch repository for x86emu+intXXemu development. With this tree we should try to unify the x86 and legacy bios interrupt emulation that the various projects out there need. If you want to reach it, you have to use tla (http://www.gnuarch.org/) or a the snapshot facility at http://www.openbios.org/arch/ To check out the work from the repository directly, you have to do: tla my-id 'Your Name <name(a)example.org>' tla register-archive ftp://ftp.openbios.org/pub/arch/x86emu@openbios.org--devel/ tla get x86emu(a)openbios.org--devel/bios-emu--devel--2004 bios-emu More information (trimmed towards OpenBIOS though) can be found in Patrick Mauritz' very nice tla primer: http://www.openbios.org/~oxygene/tla-primer.txt NOTE: The tree has no patches from LinuxBIOS' testbios or any other project using x86emu included. It is purely taken from X.org X11R6.8.1 It won't even build. Though, I decided to use the X.org code since it is the most sophisticated version out there with most testing. Patches, comments, ideas are very welcome. If you think you need write access to this archive, let me know. Regards, Stefan

1 0

SEBOS & ADLO & Windows XP/2K Interrupts
by Adam Sulmicki 29 Sep '04

29 Sep '04

I seem remember few people mentioning to me that they could not find the SEBOS/ADLO/WinInt web pages. I'm told they have been restored at : http://www.missl.cs.umd.edu/sebos.html enjoy.

1 0

PCI IRQ tables
by Dave Aubin 29 Sep '04

29 Sep '04

Hi, What happens if the pci irq mapping is a mess? I know you can use getpir with a good bios, but what if you don't have one? Is there a way to get the pci irq mapping without a standard bios? If you had to do it by hand could you explain how it should be done? Thanks, Dave

1 0

flash_rom enhancement
by Ronald G. Minnich 28 Sep '04

28 Sep '04

it now supports the ICH4 ron

1 0

awdbedit's Chipset Registers
by Bryan E. Chafy 28 Sep '04

28 Sep '04

OK, I downloaded linuxbios but I dont have a supported board/chipset (an older acer aspire with an ALI chipset). And of course, acerlabs makes it a policy not to give away their specs. But there still might be hope. Award bios's exist for other boards with the same chipset (take a look at http://www.wimsbios.com/index.htm?/numbers.shtml for a cross reference). I got one of those bios files and loaded it in awdbedit. awdbedit lists the chipset registers, or so it seems (click Recognized Items->System BIOS->"Chipset Registers" tab, as well as the "Setup Menu" tab.) Could that be enough info to get a board up and running? The tables look kinda raw, ie no distinction between northbridge/southbdride etc. The "Setup Menu" tab gives a little more detialed description for some registers. Are there any chipset experts out there who could comment on this?

3 2

RE: nVidia CK804 support
by YhLu 28 Sep '04

28 Sep '04

We will get answer this week. -----Original Message----- From: Craig C Forney [mailto:cforney@opus.com] Sent: Tuesday, September 28, 2004 12:01 AM To: linuxbios(a)clustermatic.org Subject: nVidia CK804 support We are in development of a dense dual Opteron board with nVidia's CK804. I understand that YH has been able to port LinuxBIOS for the TYAN S2895 which has a pair of CK804's. I'd really like to make LinuxBIOS available on our board, which is designed to be a blade in a cluster. What is the status of this code, and what are the possibilities/problems related to it's availability? I'd be happy to test/verify the code it in our configuration (which is somewhat different than the TYAN 2895). Any information/assistance appreciated. Regards, Craig Opus Innovations LLC _______________________________________________ Linuxbios mailing list Linuxbios(a)clustermatic.org http://www.clustermatic.org/mailman/listinfo/linuxbios

1 0

i845 ddr ram init
by zhu shi song 28 Sep '04

28 Sep '04

(1)I disabled i786/earlymtrr, RAM NOP ok (2)After executing original bios, RAM NOP couldn't pass. Maybe I should set mtrr correctly. zhu _______________________________ Do you Yahoo!? Declare Yourself - Register online to vote today! http://vote.yahoo.com

2 1

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

2009

2008

2007

2006

2005

2004

2003

2002

coreboot