Attention is currently required from: Michael Niewöhner.
Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/49045 )
Change subject: acpi,soc/intel/common: add support for Intel Low Power Idle Table
......................................................................
Patch Set 5: Code-Review+2
--
To view, visit https://review.coreboot.org/c/coreboot/+/49045
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I816888e8788e2f04c89f20d6ea1654d2f35cf18e
Gerrit-Change-Number: 49045
Gerrit-PatchSet: 5
Gerrit-Owner: Michael Niewöhner <foss(a)mniewoehner.de>
Gerrit-Reviewer: Felix Singer <felixsinger(a)posteo.net>
Gerrit-Reviewer: Duncan Laurie <dlaurie(a)chromium.org>
Gerrit-Reviewer: Furquan Shaikh <furquan(a)google.com>
Gerrit-Reviewer: Justin TerAvest <teravest(a)chromium.org>
Gerrit-Reviewer: Karthik Ramasubramanian <kramasub(a)google.com>
Gerrit-Reviewer: Lance Zhao
Gerrit-Reviewer: Martin Roth <martinroth(a)google.com>
Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Reviewer: Nico Huber <nico.h(a)gmx.de>
Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Reviewer: Shaunak Saha <shaunak.saha(a)intel.com>
Gerrit-Reviewer: Shaunak Saha <shaunak.saha(a)intel.corp-partner.google.com>
Gerrit-Reviewer: Tim Wawrzynczak <twawrzynczak(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Michael Niewöhner <foss(a)mniewoehner.de>
Gerrit-Comment-Date: Mon, 11 Jan 2021 20:37:28 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment
Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/49125 )
Change subject: soc/intel/{common,adl}: drop unneeded Kconfig PMC_LOW_POWER_MODE_PROGRAM
......................................................................
Patch Set 1:
(1 comment)
Patchset:
PS1:
probably, thanks for keeping on eye out!
--
To view, visit https://review.coreboot.org/c/coreboot/+/49125
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: If1ffb0ee0078e923fbaeaca640d215408b8f4ec8
Gerrit-Change-Number: 49125
Gerrit-PatchSet: 1
Gerrit-Owner: Michael Niewöhner <foss(a)mniewoehner.de>
Gerrit-Reviewer: Lance Zhao
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Tim Wawrzynczak <twawrzynczak(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Mon, 11 Jan 2021 20:29:20 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment
Attention is currently required from: Furquan Shaikh, Subrata Banik, Patrick Rudolph, EricR Lai.
Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/49295 )
Change subject: soc/intel/common: Move L1_substates_control to pcie_rp.h
......................................................................
Patch Set 2: Code-Review+2
(1 comment)
File src/soc/intel/common/block/include/intelblocks/pcie_rp.h:
https://review.coreboot.org/c/coreboot/+/49295/comment/7022fdab_1bc19525
PS2, Line 37: enum L1_substates_control {
Maybe a comment too like, `/* This enum is for passing into an FSP UPD, typically PcieRpL1Substates */`
--
To view, visit https://review.coreboot.org/c/coreboot/+/49295
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I54574b606985e82d00beb1a61cce3097580366a4
Gerrit-Change-Number: 49295
Gerrit-PatchSet: 2
Gerrit-Owner: EricR Lai <ericr_lai(a)compal.corp-partner.google.com>
Gerrit-Reviewer: Furquan Shaikh <furquan(a)google.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Subrata Banik <subrata.banik(a)intel.com>
Gerrit-Reviewer: Tim Wawrzynczak <twawrzynczak(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Furquan Shaikh <furquan(a)google.com>
Gerrit-Attention: Subrata Banik <subrata.banik(a)intel.com>
Gerrit-Attention: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Attention: EricR Lai <ericr_lai(a)compal.corp-partner.google.com>
Gerrit-Comment-Date: Mon, 11 Jan 2021 20:20:05 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment
Attention is currently required from: Jason Glenesk.
Marshall Dawson has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47727 )
Change subject: soc/amd/picasso: Generate ACPI CRAT objects in cb
......................................................................
Patch Set 4:
(3 comments)
Patchset:
PS4:
I have a few ideas for follow-on changes but I think this is pretty close right now.
File src/soc/amd/picasso/agesa_acpi.c:
https://review.coreboot.org/c/coreboot/+/47727/comment/151dca6a_54717c79
PS4, Line 598: (*cache_affinity)->length = sizeof(struct crat_cache);
Remove duplicate. Or was this a copy/paste/modify problem and something's missing?
https://review.coreboot.org/c/coreboot/+/47727/comment/76ed7453_139d305b
PS4, Line 1028: printk(BIOS_DEBUG, "Searching for AGESA FSP ACPI Tables\n");
Nit, this comment is out of place now, however it's mostly outlived its usefulness.
--
To view, visit https://review.coreboot.org/c/coreboot/+/47727
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: If64fd624597b2ced014ba7f0332a6a48143c0e8c
Gerrit-Change-Number: 47727
Gerrit-PatchSet: 4
Gerrit-Owner: Jason Glenesk <jason.glenesk(a)gmail.com>
Gerrit-Reviewer: Bao Zheng <fishbaozi(a)gmail.com>
Gerrit-Reviewer: Felix Held <felix-coreboot(a)felixheld.de>
Gerrit-Reviewer: Jason Glenesk <jason.glenesk(a)amd.corp-partner.google.com>
Gerrit-Reviewer: Justin Frodsham <justin.frodsham(a)protonmail.com>
Gerrit-Reviewer: Marshall Dawson <marshalldawson3rd(a)gmail.com>
Gerrit-Reviewer: Matt Papageorge <matthewpapa07(a)gmail.com>
Gerrit-Reviewer: Nikolai Vyssotski <nikolai.vyssotski(a)amd.corp-partner.google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Attention: Jason Glenesk <jason.glenesk(a)gmail.com>
Gerrit-Comment-Date: Mon, 11 Jan 2021 17:59:59 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment
Patrick Georgi has submitted this change. ( https://review.coreboot.org/c/coreboot/+/48775 )
Change subject: {soc,vc,mb}/intel: Drop support for Cannon Lake SoC
......................................................................
{soc,vc,mb}/intel: Drop support for Cannon Lake SoC
Drop the support for the Intel Cannon Lake SoC for various reasons:
* Most people can't use coreboot on Cannon Lake, since the required FSP
binaries aren't publicly available. Given that FSP binaries for several
newer platforms have been released, it's very unlikely that Cannon Lake
FSP will ever be released.
* It seems there is no interest in this, since the reference mainboard
is the only available mainboard in tree.
Also, remove the related reference mainboard intel/cannonlake_rvp and
its FSP headers in intel/fsp2_0/cannonlake.
Change-Id: I8f698e16099acb45444b2bc675642d161ff8c237
Signed-off-by: Felix Singer <felixsinger(a)posteo.net>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/48775
Reviewed-by: Tim Wawrzynczak <twawrzynczak(a)chromium.org>
Reviewed-by: Patrick Georgi <pgeorgi(a)google.com>
Reviewed-by: Michael Niewöhner <foss(a)mniewoehner.de>
Reviewed-by: Nico Huber <nico.h(a)gmx.de>
Tested-by: build bot (Jenkins) <no-reply(a)coreboot.org>
---
D src/mainboard/intel/cannonlake_rvp/Kconfig
D src/mainboard/intel/cannonlake_rvp/Kconfig.name
D src/mainboard/intel/cannonlake_rvp/Makefile.inc
D src/mainboard/intel/cannonlake_rvp/board_info.txt
D src/mainboard/intel/cannonlake_rvp/bootblock.c
D src/mainboard/intel/cannonlake_rvp/chromeos.c
D src/mainboard/intel/cannonlake_rvp/chromeos.fmd
D src/mainboard/intel/cannonlake_rvp/dsdt.asl
D src/mainboard/intel/cannonlake_rvp/mainboard.c
D src/mainboard/intel/cannonlake_rvp/romstage_fsp_params.c
D src/mainboard/intel/cannonlake_rvp/smihandler.c
D src/mainboard/intel/cannonlake_rvp/spd/Makefile.inc
D src/mainboard/intel/cannonlake_rvp/spd/empty.spd.hex
D src/mainboard/intel/cannonlake_rvp/spd/samsung_ddr4_4GB.spd.hex
D src/mainboard/intel/cannonlake_rvp/spd/samsung_lpddr4_8GB.spd.hex
D src/mainboard/intel/cannonlake_rvp/spd/spd.h
D src/mainboard/intel/cannonlake_rvp/spd/spd_util.c
D src/mainboard/intel/cannonlake_rvp/variants/baseboard/Makefile.inc
D src/mainboard/intel/cannonlake_rvp/variants/baseboard/gpio.c
D src/mainboard/intel/cannonlake_rvp/variants/baseboard/include/baseboard/gpio.h
D src/mainboard/intel/cannonlake_rvp/variants/baseboard/include/baseboard/variants.h
D src/mainboard/intel/cannonlake_rvp/variants/baseboard/nhlt.c
D src/mainboard/intel/cannonlake_rvp/variants/cnl_u/devicetree.cb
D src/mainboard/intel/cannonlake_rvp/variants/cnl_u/include/variant/gpio.h
D src/mainboard/intel/cannonlake_rvp/variants/cnl_y/devicetree.cb
D src/mainboard/intel/cannonlake_rvp/variants/cnl_y/include/variant/gpio.h
M src/soc/intel/cannonlake/Kconfig
M src/soc/intel/cannonlake/chip.h
M src/soc/intel/cannonlake/cpu.c
M src/soc/intel/cannonlake/romstage/fsp_params.c
D src/vendorcode/intel/fsp/fsp2_0/cannonlake/FirmwareVersionInfoHob.h
D src/vendorcode/intel/fsp/fsp2_0/cannonlake/FspUpd.h
D src/vendorcode/intel/fsp/fsp2_0/cannonlake/FspmUpd.h
D src/vendorcode/intel/fsp/fsp2_0/cannonlake/FspsUpd.h
D src/vendorcode/intel/fsp/fsp2_0/cannonlake/FsptUpd.h
D src/vendorcode/intel/fsp/fsp2_0/cannonlake/MemInfoHob.h
36 files changed, 0 insertions(+), 8,033 deletions(-)
Approvals:
build bot (Jenkins): Verified
Patrick Georgi: Looks good to me, approved
Nico Huber: Looks good to me, approved
Tim Wawrzynczak: Looks good to me, approved
Michael Niewöhner: Looks good to me, approved
--
To view, visit https://review.coreboot.org/c/coreboot/+/48775
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8f698e16099acb45444b2bc675642d161ff8c237
Gerrit-Change-Number: 48775
Gerrit-PatchSet: 12
Gerrit-Owner: Felix Singer <felixsinger(a)posteo.net>
Gerrit-Reviewer: Aaron Durbin <adurbin(a)chromium.org>
Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: Bora Guvendik <bora.guvendik(a)intel.com>
Gerrit-Reviewer: Christian Walter <christian.walter(a)9elements.com>
Gerrit-Reviewer: Duncan Laurie <dlaurie(a)chromium.org>
Gerrit-Reviewer: Furquan Shaikh <furquan(a)google.com>
Gerrit-Reviewer: Gaggery Tsai <gaggery.tsai(a)intel.com>
Gerrit-Reviewer: Lijian Zhao <lijian.zhao(a)intel.com>
Gerrit-Reviewer: Martin Roth <martinroth(a)google.com>
Gerrit-Reviewer: Michael Niewöhner <foss(a)mniewoehner.de>
Gerrit-Reviewer: Nathaniel L Desimone <nathaniel.l.desimone(a)intel.com>
Gerrit-Reviewer: Nico Huber <nico.h(a)gmx.de>
Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Reviewer: Patrick Rudolph <patrick.rudolph(a)9elements.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Pratikkumar V Prajapati <pratikkumar.v.prajapati(a)intel.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik(a)intel.com>
Gerrit-Reviewer: Tim Wawrzynczak <twawrzynczak(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-MessageType: merged
Attention is currently required from: Nathaniel L Desimone.
Patrick Georgi has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/48775 )
Change subject: {soc,vc,mb}/intel: Drop support for Cannon Lake SoC
......................................................................
Patch Set 11: Code-Review+2
(1 comment)
Patchset:
PS11:
Got feedback from Nate, he doesn't see any future for Cannon Lake work either. Let's get rid of this.
--
To view, visit https://review.coreboot.org/c/coreboot/+/48775
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8f698e16099acb45444b2bc675642d161ff8c237
Gerrit-Change-Number: 48775
Gerrit-PatchSet: 11
Gerrit-Owner: Felix Singer <felixsinger(a)posteo.net>
Gerrit-Reviewer: Aaron Durbin <adurbin(a)chromium.org>
Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: Bora Guvendik <bora.guvendik(a)intel.com>
Gerrit-Reviewer: Christian Walter <christian.walter(a)9elements.com>
Gerrit-Reviewer: Duncan Laurie <dlaurie(a)chromium.org>
Gerrit-Reviewer: Furquan Shaikh <furquan(a)google.com>
Gerrit-Reviewer: Gaggery Tsai <gaggery.tsai(a)intel.com>
Gerrit-Reviewer: Lijian Zhao <lijian.zhao(a)intel.com>
Gerrit-Reviewer: Martin Roth <martinroth(a)google.com>
Gerrit-Reviewer: Michael Niewöhner <foss(a)mniewoehner.de>
Gerrit-Reviewer: Nathaniel L Desimone <nathaniel.l.desimone(a)intel.com>
Gerrit-Reviewer: Nico Huber <nico.h(a)gmx.de>
Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Reviewer: Patrick Rudolph <patrick.rudolph(a)9elements.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Pratikkumar V Prajapati <pratikkumar.v.prajapati(a)intel.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik(a)intel.com>
Gerrit-Reviewer: Tim Wawrzynczak <twawrzynczak(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Attention: Nathaniel L Desimone <nathaniel.l.desimone(a)intel.com>
Gerrit-Comment-Date: Mon, 11 Jan 2021 17:23:50 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment
Attention is currently required from: Lance Zhao, Marc Jones, Martin Roth, Marshall Dawson, Paul Menzel, Rocky Phagura, Subrata Banik, Angel Pons, Patrick Rudolph.
Jonathan Zhang has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/49286 )
Change subject: src/acpi: Add APEI EINJ support
......................................................................
Patch Set 1:
(6 comments)
Commit Message:
https://review.coreboot.org/c/coreboot/+/49286/comment/b43fcad2_ba4fd323
PS1, Line 11: acpi_create_einj with an address where action table resides. The action table
It would be more clear to explain that soc code should prepare the action table, and call acpi_create_einj() with the address of the action table.
https://review.coreboot.org/c/coreboot/+/49286/comment/fbcd7e20_9eb7de5e
PS1, Line 13: E820 table.
The action table must be shared memory between FW and OS. It should be marked as reserved in the E820 table.
File src/acpi/acpi.c:
https://review.coreboot.org/c/coreboot/+/49286/comment/0246a133_f6745c53
PS1, Line 790: for (i = 0; i < TRIGGER_ACTION_TABLES; i++) {
Not all socs would define all the entries in action table. Either the size of action table, or the number of entries should be passed to this function.
File src/include/acpi/acpi.h:
https://review.coreboot.org/c/coreboot/+/49286/comment/2ea78b99_717f4751
PS1, Line 76: VFCT, NHLT, SPMI, CRAT, EINJ
EINJ is not a proprietary table, we should move it up and follow alphabetic order.
https://review.coreboot.org/c/coreboot/+/49286/comment/15122650_e12a44c8
PS1, Line 930: #define NO_OP 0x04
please align the values to make it easier to read.
https://review.coreboot.org/c/coreboot/+/49286/comment/a8752850_b35a47f3
PS1, Line 961: acpi_einj_action_table_t trigger_action[4];
Here 4 is hardcoded. What is that number? Should we define a macro?
--
To view, visit https://review.coreboot.org/c/coreboot/+/49286
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I29c6a861c564ec104f2c097f3e49b3e6d38b040e
Gerrit-Change-Number: 49286
Gerrit-PatchSet: 1
Gerrit-Owner: Rocky Phagura
Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: Jonathan Zhang <jonzhang(a)fb.com>
Gerrit-Reviewer: Lance Zhao
Gerrit-Reviewer: Marc Jones <marc(a)marcjonesconsulting.com>
Gerrit-Reviewer: Marshall Dawson <marshalldawson3rd(a)gmail.com>
Gerrit-Reviewer: Martin Roth <martinroth(a)google.com>
Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Reviewer: Rocky Phagura <rphagura(a)fb.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik(a)intel.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Attention: Lance Zhao
Gerrit-Attention: Marc Jones <marc(a)marcjonesconsulting.com>
Gerrit-Attention: Martin Roth <martinroth(a)google.com>
Gerrit-Attention: Marshall Dawson <marshalldawson3rd(a)gmail.com>
Gerrit-Attention: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Attention: Rocky Phagura <rphagura(a)fb.com>
Gerrit-Attention: Subrata Banik <subrata.banik(a)intel.com>
Gerrit-Attention: Rocky Phagura
Gerrit-Attention: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Attention: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Comment-Date: Mon, 11 Jan 2021 17:11:19 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment