Name of user not set #1002411 has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/32876
Change subject: Add support for Hygon Dhyana processor
......................................................................
Add support for Hygon Dhyana processor
src/arch/x86/cpu.c: Add hygon vendor string verify.
Background:
Chengdu Haiguang IC Design Co., Ltd (Hygon) is a Joint Venture
between AMD and Haiguang Information Technology Co.,Ltd., aims at
providing high performance x86 processor for China server market.
Its first generation processor codename is Dhyana, which
originates from AMD technology and shares most of the
architecture with AMD's family 17h, but with different CPU Vendor
ID("HygonGenuine")/Family series number(Family 18h).
More details can be found on:
http://lkml.kernel.org/r/5ce86123a7b9dad925ac583d88d2f921040e859b.153858328…
Change-Id: I8af8b0f0675f978ac07522029696e43651a3153f
Signed-off-by: Jinke Fan <fanjinke(a)hygon.cn>
---
M src/arch/x86/cpu.c
M src/arch/x86/include/arch/cpu.h
2 files changed, 3 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/76/32876/1
diff --git a/src/arch/x86/cpu.c b/src/arch/x86/cpu.c
index e6c9435..cfab219 100644
--- a/src/arch/x86/cpu.c
+++ b/src/arch/x86/cpu.c
@@ -113,6 +113,7 @@
{ X86_VENDOR_TRANSMETA, "TransmetaCPU", },
{ X86_VENDOR_NSC, "Geode by NSC", },
{ X86_VENDOR_SIS, "SiS SiS SiS ", },
+ { X86_VENDOR_HYGON, "HygonGenuine", },
};
static const char *const x86_vendor_name[] = {
@@ -126,6 +127,7 @@
[X86_VENDOR_TRANSMETA] = "Transmeta",
[X86_VENDOR_NSC] = "NSC",
[X86_VENDOR_SIS] = "SiS",
+ [X86_VENDOR_HYGON] = "Hygon",
};
static const char *cpu_vendor_name(int vendor)
diff --git a/src/arch/x86/include/arch/cpu.h b/src/arch/x86/include/arch/cpu.h
index 078ea17..ff1a33b 100644
--- a/src/arch/x86/include/arch/cpu.h
+++ b/src/arch/x86/include/arch/cpu.h
@@ -152,6 +152,7 @@
#define X86_VENDOR_TRANSMETA 8
#define X86_VENDOR_NSC 9
#define X86_VENDOR_SIS 10
+#define X86_VENDOR_HYGON 11
#define X86_VENDOR_ANY 0xfe
#define X86_VENDOR_UNKNOWN 0xff
--
To view, visit https://review.coreboot.org/c/coreboot/+/32876
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8af8b0f0675f978ac07522029696e43651a3153f
Gerrit-Change-Number: 32876
Gerrit-PatchSet: 1
Gerrit-Owner: Name of user not set #1002411
Gerrit-MessageType: newchange
Arthur Heymans has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/33575
Change subject: soc/intel/cannonlake: Rename SOC_INTEL_COMMON_CANNONLAKE_BASE
......................................................................
soc/intel/cannonlake: Rename SOC_INTEL_COMMON_CANNONLAKE_BASE
What it really means to do is to use different FSP headers.
Change-Id: I3c75d4aac8525ab2639608fb9c1b3a9afef0e943
Signed-off-by: Arthur Heymans <arthur(a)aheymans.xyz>
---
M src/soc/intel/cannonlake/Kconfig
M src/soc/intel/cannonlake/chip.h
M src/soc/intel/cannonlake/cpu.c
M src/soc/intel/cannonlake/romstage/fsp_params.c
4 files changed, 8 insertions(+), 8 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/75/33575/1
diff --git a/src/soc/intel/cannonlake/Kconfig b/src/soc/intel/cannonlake/Kconfig
index dac3522..7b4282c 100644
--- a/src/soc/intel/cannonlake/Kconfig
+++ b/src/soc/intel/cannonlake/Kconfig
@@ -3,7 +3,7 @@
help
Intel Cannonlake support
-config SOC_INTEL_COMMON_CANNONLAKE_BASE
+config SOC_INTEL_CANNONLAKE_ALTERNATE_HEADERS
bool
default n
select SOC_INTEL_CANNONLAKE
@@ -11,7 +11,7 @@
Single Kconfig option to select common base Cannonlake support.
This Kconfig will help to select majority of CNL SoC features.
Major difference that exist today between
- SOC_INTEL_COMMON_CANNONLAKE_BASE and SOC_INTEL_CANNONLAKE Kconfig
+ SOC_INTEL_CANNONLAKE_ALTERNATE_HEADERS and SOC_INTEL_CANNONLAKE Kconfig
are in FSP Header Files. Hence this Kconfig might help to select
required SoC support FSP headers. Any future Intel SoC would
like to make use of CNL support might just select this Kconfig.
@@ -19,21 +19,21 @@
config SOC_INTEL_COFFEELAKE
bool
default n
- select SOC_INTEL_COMMON_CANNONLAKE_BASE
+ select SOC_INTEL_CANNONLAKE_ALTERNATE_HEADERS
help
Intel Coffeelake support
config SOC_INTEL_WHISKEYLAKE
bool
default n
- select SOC_INTEL_COMMON_CANNONLAKE_BASE
+ select SOC_INTEL_CANNONLAKE_ALTERNATE_HEADERS
help
Intel Whiskeylake support
config SOC_INTEL_COMETLAKE
bool
default n
- select SOC_INTEL_COMMON_CANNONLAKE_BASE
+ select SOC_INTEL_CANNONLAKE_ALTERNATE_HEADERS
help
Intel Cometlake support
diff --git a/src/soc/intel/cannonlake/chip.h b/src/soc/intel/cannonlake/chip.h
index 0d51c1c..3b4c980 100644
--- a/src/soc/intel/cannonlake/chip.h
+++ b/src/soc/intel/cannonlake/chip.h
@@ -111,7 +111,7 @@
enum {
SaGv_Disabled,
SaGv_FixedLow,
-#if !CONFIG(SOC_INTEL_COMMON_CANNONLAKE_BASE)
+#if !CONFIG(SOC_INTEL_CANNONLAKE_ALTERNATE_HEADERS)
SaGv_FixedMid,
#endif
SaGv_FixedHigh,
diff --git a/src/soc/intel/cannonlake/cpu.c b/src/soc/intel/cannonlake/cpu.c
index d98e2f5..7dae615 100644
--- a/src/soc/intel/cannonlake/cpu.c
+++ b/src/soc/intel/cannonlake/cpu.c
@@ -500,7 +500,7 @@
* have this check, where CNL CPU die is not based on KBL CPU
* so skip this check for CNL.
*/
- if (!CONFIG(SOC_INTEL_COMMON_CANNONLAKE_BASE))
+ if (!CONFIG(SOC_INTEL_CANNONLAKE_ALTERNATE_HEADERS))
return 0;
/*
diff --git a/src/soc/intel/cannonlake/romstage/fsp_params.c b/src/soc/intel/cannonlake/romstage/fsp_params.c
index 77bad8f..a1e3d76 100644
--- a/src/soc/intel/cannonlake/romstage/fsp_params.c
+++ b/src/soc/intel/cannonlake/romstage/fsp_params.c
@@ -69,7 +69,7 @@
/* Change VmxEnable UPD value according to ENABLE_VMX Kconfig */
m_cfg->VmxEnable = CONFIG(ENABLE_VMX);
-#if CONFIG(SOC_INTEL_COMMON_CANNONLAKE_BASE)
+#if CONFIG(SOC_INTEL_CANNONLAKE_ALTERNATE_HEADERS)
m_cfg->SkipMpInit = !CONFIG_USE_INTEL_FSP_MP_INIT;
#endif
--
To view, visit https://review.coreboot.org/c/coreboot/+/33575
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I3c75d4aac8525ab2639608fb9c1b3a9afef0e943
Gerrit-Change-Number: 33575
Gerrit-PatchSet: 1
Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz>
Gerrit-MessageType: newchange