nsekar(a)codeaurora.org has abandoned this change. ( https://review.coreboot.org/c/coreboot/+/29959 )
Change subject: qcs405:Add SPI_RAM_SIMULATION support for QCS405
......................................................................
Abandoned
This was initially used during the development phase to simulate SPI flash. Not needed now. So abandoning it.
--
To view, visit https://review.coreboot.org/c/coreboot/+/29959
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I895315a995cbbd5e6a7a305e48476f0d0f583cfe
Gerrit-Change-Number: 29959
Gerrit-PatchSet: 12
Gerrit-Owner: nsekar(a)codeaurora.org
Gerrit-Reviewer: Martin Roth <martinroth(a)google.com>
Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Reviewer: nsekar(a)codeaurora.org
Gerrit-MessageType: abandon
nsekar(a)codeaurora.org has abandoned this change. ( https://review.coreboot.org/c/coreboot/+/30707 )
Change subject: mitral: qcs405: Increased the size of RO_VPD
......................................................................
Abandoned
Resolved by CB:29949
--
To view, visit https://review.coreboot.org/c/coreboot/+/30707
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I4c07db907745f97bd5433d522d2d1ee8c9edd8d7
Gerrit-Change-Number: 30707
Gerrit-PatchSet: 1
Gerrit-Owner: nsekar(a)codeaurora.org
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-MessageType: abandon
nsekar(a)codeaurora.org has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/30902
Change subject: mistral: qcs405: Updated the layout info as in Gale
......................................................................
mistral: qcs405: Updated the layout info as in Gale
Changed the Mistral's layout as in Gale.
Change-Id: I61a82bd8dc6a2f86b72beb8efedaee35897fd66f
Signed-off-by: Nitheesh Sekar <nsekar(a)codeaurora.org>
---
M src/mainboard/google/mistral/chromeos.fmd
1 file changed, 24 insertions(+), 43 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/02/30902/1
diff --git a/src/mainboard/google/mistral/chromeos.fmd b/src/mainboard/google/mistral/chromeos.fmd
index e8b9978..a9bdd7b 100644
--- a/src/mainboard/google/mistral/chromeos.fmd
+++ b/src/mainboard/google/mistral/chromeos.fmd
@@ -1,52 +1,33 @@
-##
-## This file is part of the coreboot project.
-##
-## Copyright (C) 2018, The Linux Foundation. All rights reserved.
-##
-## This program is free software; you can redistribute it and/or modify
-## it under the terms of the GNU General Public License version 2 and
-## only version 2 as published by the Free Software Foundation.
-##
-## This program is distributed in the hope that it will be useful,
-## but WITHOUT ANY WARRANTY; without even the implied warranty of
-## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
-## GNU General Public License for more details.
-##
-
FLASH@0x0 0x800000 {
- WP_RO@0x0 0x300000 {
- RO_SECTION@0x0 0x2FE000 {
- BOOTBLOCK@0 248K
- COREBOOT(CBFS)@0x3E000 0x1E0000
- FMAP@0x21E000 0x1000
- GBB@0x21F000 0xDEF00
- RO_FRID@0x2FDF00 0x100
+ WP_RO@0x0 0x400000 {
+ RO_SECTION@0x0 0x3e0000 {
+ BOOTBLOCK@0 128K
+ COREBOOT(CBFS)@0x20000 0x2e0000
+ FMAP@0x300000 0x1000
+ GBB@0x301000 0xdef00
+ RO_FRID@0x3dff00 0x100
}
- RO_VPD@0x2FE000 0x2000
+ RO_VPD@0x3e0000 0x20000
}
-
- RW_NVRAM@0x300000 0x8000
- RW_ELOG@0x308000 0x8000
- RW_VPD@0x310000 0x8000
- RW_CDT@0x318000 0x8000
-
- RW_SECTION_A@0x320000 0x268000 {
+ RW_SECTION_A@0x400000 0x160000 {
VBLOCK_A@0x0 0x2000
- FW_MAIN_A(CBFS)@0x2000 0x1E1F00
- RW_FWID_A@0x1E3F00 0x100
- RW_DDR_TRAINING_A@0x1E4000 0x4000
- RW_XBL_BUFFER_A@0x1E8000 0x4000
+ FW_MAIN_A(CBFS)@0x2000 0x14df00
+ RW_FWID_A@0x14ff00 0x100
+ RW_SHARED@0x150000 0x10000 {
+ SHARED_DATA@0x0 0x10000
+ }
}
-
- RW_SHARED@0x588000 0x10000 {
- SHARED_DATA@0x0 0x10000
+ RW_GPT@0x560000 0x20000 {
+ RW_GPT_PRIMARY@0x0 0x10000
+ RW_GPT_SECONDARY@0x10000 0x10000
}
-
- RW_SECTION_B@0x598000 0x268000 {
+ RW_SECTION_B@0x580000 0x160000 {
VBLOCK_B@0x0 0x2000
- FW_MAIN_B(CBFS)@0x2000 0x1E1F00
- RW_FWID_B@0x1E3F00 0x100
- RW_DDR_TRAINING_B@0x1E4000 0x4000
- RW_XBL_BUFFER_B@0x1E8000 0x4000
+ FW_MAIN_B(CBFS)@0x2000 0x14df00
+ RW_FWID_B@0x14ff00 0x100
}
+ RW_VPD@0x6e0000 0x8000
+ RW_ELOG@0x6e8000 0x8000
+ RW_NVRAM@0x6f0000 0x10000
+ RW_LEGACY(CBFS)@0x700000 0x100000
}
--
To view, visit https://review.coreboot.org/c/coreboot/+/30902
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I61a82bd8dc6a2f86b72beb8efedaee35897fd66f
Gerrit-Change-Number: 30902
Gerrit-PatchSet: 1
Gerrit-Owner: nsekar(a)codeaurora.org
Gerrit-MessageType: newchange
Kyösti Mälkki has removed a vote on this change.
Change subject: src: Remove unused variables
......................................................................
Removed Code-Review-2 by Kyösti Mälkki <kyosti.malkki(a)gmail.com>
--
To view, visit https://review.coreboot.org/c/coreboot/+/29917
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ibdfbf1031130ff861c4313d1271d6ccb68bf8837
Gerrit-Change-Number: 29917
Gerrit-PatchSet: 36
Gerrit-Owner: HAOUAS Elyes <ehaouas(a)noos.fr>
Gerrit-Reviewer: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: Damien Zammit
Gerrit-Reviewer: David Guckian <david.guckian(a)intel.com>
Gerrit-Reviewer: HAOUAS Elyes <ehaouas(a)noos.fr>
Gerrit-Reviewer: Huang Jin <huang.jin(a)intel.com>
Gerrit-Reviewer: Julius Werner <jwerner(a)chromium.org>
Gerrit-Reviewer: Kyösti Mälkki <kyosti.malkki(a)gmail.com>
Gerrit-Reviewer: Martin Roth <martinroth(a)google.com>
Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Philipp Deppenwiese <zaolin.daisuki(a)gmail.com>
Gerrit-Reviewer: York Yang <yyang024(a)gmail.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Patrick Rudolph <patrick.rudolph(a)9elements.com>
Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-CC: Stefan Reinauer <stefan.reinauer(a)coreboot.org>
Gerrit-MessageType: deleteVote
Julius Werner has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/29969 )
Change subject: TEMP: NOT FOR REVIEW: qcs405: memlayout: Make bootblock 64k aligned
......................................................................
Patch Set 21:
(1 comment)
https://review.coreboot.org/#/c/29969/21/src/arch/arm64/armv8/bootblock.S
File src/arch/arm64/armv8/bootblock.S:
https://review.coreboot.org/#/c/29969/21/src/arch/arm64/armv8/bootblock.S@26
PS21, Line 26: ldr x15, =arm64_init_cpu
: blr x15
> what is this change about?
See the earlier discussion above... this turns the function call from a relative to an absolute jump, to work around a quirk with the current QC-SEC/bootblock handoff that makes relative jumps not go where expected. I think we should fix the handoff to not be that weird instead, and am still waiting for Sricharan to answer my last comment.
--
To view, visit https://review.coreboot.org/c/coreboot/+/29969
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I1599242bb5158477318867508c72dc14f1244b00
Gerrit-Change-Number: 29969
Gerrit-PatchSet: 21
Gerrit-Owner: nsekar(a)codeaurora.org
Gerrit-Reviewer: Julius Werner <jwerner(a)chromium.org>
Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Reviewer: nsekar(a)codeaurora.org
Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-CC: Sricharan Ramabadhran <srichara(a)qualcomm.corp-partner.google.com>
Gerrit-Comment-Date: Mon, 08 Apr 2019 22:11:31 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-MessageType: comment
David Hendricks has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/32222
Change subject: mb/facebook/watson: Disable turbo
......................................................................
mb/facebook/watson: Disable turbo
Change-Id: Ief1eaab960c8fdab5bd5041b1a4f0c6ba1dd833f
Signed-off-by: David Hendricks <dhendrix(a)fb.com>
---
M src/mainboard/facebook/watson/mainboard.c
1 file changed, 8 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/22/32222/1
diff --git a/src/mainboard/facebook/watson/mainboard.c b/src/mainboard/facebook/watson/mainboard.c
index e6b7850..8b0f129 100644
--- a/src/mainboard/facebook/watson/mainboard.c
+++ b/src/mainboard/facebook/watson/mainboard.c
@@ -3,6 +3,7 @@
*
* Copyright (C) 2007-2009 coresystems GmbH
* Copyright (C) 2011 Google Inc.
+ * Copyright (C) 2019-present Facebook Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
@@ -14,6 +15,7 @@
* GNU General Public License for more details.
*/
+#include <cpu/intel/turbo.h>
#include <device/device.h>
/*
@@ -25,6 +27,12 @@
}
+static void mainboard_init(void *chip_info)
+{
+ disable_turbo();
+}
+
struct chip_operations mainboard_ops = {
.enable_dev = mainboard_enable,
+ .init = mainboard_init,
};
--
To view, visit https://review.coreboot.org/c/coreboot/+/32222
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ief1eaab960c8fdab5bd5041b1a4f0c6ba1dd833f
Gerrit-Change-Number: 32222
Gerrit-PatchSet: 1
Gerrit-Owner: David Hendricks <david.hendricks(a)gmail.com>
Gerrit-MessageType: newchange
Jacob Garber has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/32223
Change subject: libpayload/drivers/timer: Use 64 bits to prevent overflow
......................................................................
libpayload/drivers/timer: Use 64 bits to prevent overflow
Cast cpu_khz to a 64 bit integer to prevent possible
integer overflow (the multiplication is currently done
using 32 bit math). Similar to 61dac13 (libpayload:
timer: cast cpu_khz to make sure 64bit math is used).
Found-by: Coverity Scan, CID 1261177
Signed-off-by: Jacob Garber <jgarber1(a)ualberta.ca>
Change-Id: Iadb0abb7c7cc078f31a6d88d971f5d1b8ac62a9e
---
M payloads/libpayload/drivers/timer/img_pistachio.c
1 file changed, 1 insertion(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/23/32223/1
diff --git a/payloads/libpayload/drivers/timer/img_pistachio.c b/payloads/libpayload/drivers/timer/img_pistachio.c
index 070998f..d11c3ff 100644
--- a/payloads/libpayload/drivers/timer/img_pistachio.c
+++ b/payloads/libpayload/drivers/timer/img_pistachio.c
@@ -18,7 +18,7 @@
uint64_t timer_hz(void)
{
- return lib_sysinfo.cpu_khz * 1000;
+ return (uint64_t)lib_sysinfo.cpu_khz * 1000;
}
uint64_t timer_raw_value(void)
--
To view, visit https://review.coreboot.org/c/coreboot/+/32223
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Iadb0abb7c7cc078f31a6d88d971f5d1b8ac62a9e
Gerrit-Change-Number: 32223
Gerrit-PatchSet: 1
Gerrit-Owner: Jacob Garber <jgarber1(a)ualberta.ca>
Gerrit-MessageType: newchange