Nico Huber has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/29771 )
Change subject: intelblocks/cpu: Add function to enable maximum efficiency
......................................................................
Patch Set 1:
Does Intel call it "maximum efficiency" in their documentation? What
you describe would lower power not energy, which confuses me. Efficient
should be to save energy, i.e. the best performance per power.
--
To view, visit https://review.coreboot.org/c/coreboot/+/29771
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I817095b13ab8cbaab82f25c72947b00ee854d549
Gerrit-Change-Number: 29771
Gerrit-PatchSet: 1
Gerrit-Owner: Werner Zeh <werner.zeh(a)siemens.com>
Gerrit-Reviewer: Aaron Durbin <adurbin(a)gmail.com>
Gerrit-Reviewer: Huang Jin <huang.jin(a)intel.com>
Gerrit-Reviewer: Mario Scheithauer <mario.scheithauer(a)siemens.com>
Gerrit-Reviewer: Werner Zeh <werner.zeh(a)siemens.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Nico Huber <nico.h(a)gmx.de>
Gerrit-Comment-Date: Wed, 21 Nov 2018 13:33:20 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/29470 )
Change subject: src/mainboard/portwell/m107: Do initial mainboard commit
......................................................................
Patch Set 6:
(2 comments)
https://review.coreboot.org/#/c/29470/6/src/mainboard/portwell/m107/irqrout…
File src/mainboard/portwell/m107/irqroute.h:
https://review.coreboot.org/#/c/29470/6/src/mainboard/portwell/m107/irqrout…
PS6, Line 39: #define PCI_DEV_PIRQ_ROUTES \
Macros with complex values should be enclosed in parentheses
https://review.coreboot.org/#/c/29470/6/src/mainboard/portwell/m107/irqrout…
PS6, Line 60: #define PIRQ_PIC_ROUTES \
Macros with complex values should be enclosed in parentheses
--
To view, visit https://review.coreboot.org/c/coreboot/+/29470
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I7d3173fdcf881f894a75cd9798ba173b425d4e62
Gerrit-Change-Number: 29470
Gerrit-PatchSet: 6
Gerrit-Owner: Frans Hendriks <fhendriks(a)eltan.com>
Gerrit-Reviewer: Frans Hendriks <fhendriks(a)eltan.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Wed, 21 Nov 2018 13:24:45 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment
Hello Mario Scheithauer, Huang Jin, build bot (Jenkins), Aaron Durbin,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/29772
to look at the new patch set (#2).
Change subject: soc/intel/apollolake: Add Kconfig switch to enable max efficiency clock
......................................................................
soc/intel/apollolake: Add Kconfig switch to enable max efficiency clock
Add a Kconfig switch to be able to set the CPU clock to maximum
efficiency mode. If enabled the CPU will be clocked with the lowest
possible frequency while consuming as little power as possible.
Change-Id: I4a59586da72d1915749110a36f565fe2aa69e073
Signed-off-by: Werner Zeh <werner.zeh(a)siemens.com>
---
M src/soc/intel/apollolake/Kconfig
M src/soc/intel/apollolake/cpu.c
2 files changed, 14 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/72/29772/2
--
To view, visit https://review.coreboot.org/c/coreboot/+/29772
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I4a59586da72d1915749110a36f565fe2aa69e073
Gerrit-Change-Number: 29772
Gerrit-PatchSet: 2
Gerrit-Owner: Werner Zeh <werner.zeh(a)siemens.com>
Gerrit-Reviewer: Aaron Durbin <adurbin(a)gmail.com>
Gerrit-Reviewer: Huang Jin <huang.jin(a)intel.com>
Gerrit-Reviewer: Mario Scheithauer <mario.scheithauer(a)siemens.com>
Gerrit-Reviewer: Werner Zeh <werner.zeh(a)siemens.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-MessageType: newpatchset
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/29470 )
Change subject: src/mainboard/portwell/m107: Do initial mainboard commit
......................................................................
Patch Set 5:
(2 comments)
https://review.coreboot.org/#/c/29470/5/src/mainboard/portwell/m107/irqrout…
File src/mainboard/portwell/m107/irqroute.h:
https://review.coreboot.org/#/c/29470/5/src/mainboard/portwell/m107/irqrout…
PS5, Line 39: #define PCI_DEV_PIRQ_ROUTES \
Macros with complex values should be enclosed in parentheses
https://review.coreboot.org/#/c/29470/5/src/mainboard/portwell/m107/irqrout…
PS5, Line 60: #define PIRQ_PIC_ROUTES \
Macros with complex values should be enclosed in parentheses
--
To view, visit https://review.coreboot.org/c/coreboot/+/29470
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I7d3173fdcf881f894a75cd9798ba173b425d4e62
Gerrit-Change-Number: 29470
Gerrit-PatchSet: 5
Gerrit-Owner: Frans Hendriks <fhendriks(a)eltan.com>
Gerrit-Reviewer: Frans Hendriks <fhendriks(a)eltan.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Wed, 21 Nov 2018 13:00:51 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment
Hello Shawn Chang, Jonathan Neuschäfer, build bot (Jenkins), Philipp Hug,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/29767
to look at the new patch set (#3).
Change subject: riscv: fix bug of sifive-gpt.py
......................................................................
riscv: fix bug of sifive-gpt.py
The GPT version must be "00 00 01 00" and the little endian should be
represented as 0x10000.
Please refer to: https://en.wikipedia.org/wiki/GUID_Partition_Table
Change-Id: Ib025197fc96f32823e687a89de0cee51c952b031
Signed-off-by: Xiang Wang <wxjstz(a)126.com>
---
M util/riscv/sifive-gpt.py
1 file changed, 1 insertion(+), 1 deletion(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/67/29767/3
--
To view, visit https://review.coreboot.org/c/coreboot/+/29767
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ib025197fc96f32823e687a89de0cee51c952b031
Gerrit-Change-Number: 29767
Gerrit-PatchSet: 3
Gerrit-Owner: Xiang Wang <wxjstz(a)126.com>
Gerrit-Reviewer: Jonathan Neuschäfer <j.neuschaefer(a)gmx.net>
Gerrit-Reviewer: Philipp Hug <philipp(a)hug.cx>
Gerrit-Reviewer: Shawn Chang <citypw(a)gmail.com>
Gerrit-Reviewer: Xiang Wang <wxjstz(a)126.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-MessageType: newpatchset
Werner Zeh has uploaded a new patch set (#2). ( https://review.coreboot.org/c/coreboot/+/29776 )
Change subject: util/cbfstool: Fix GCC error due to a shadowed declaration
......................................................................
util/cbfstool: Fix GCC error due to a shadowed declaration
There is already a function with the name buffer_size(). Adding a local
variable with the same name will lead to the following error on older
GCC versions (e.g. version 4.4.7):
declaration of 'buffer_size' shadows a global declaration
To fix this rename the local variable to buffer_len.
Change-Id: Ifae3a17152f2f9852d29a4ac038f7e5a75a41614
Signed-off-by: Werner Zeh <werner.zeh(a)siemens.com>
---
M util/cbfstool/cbfs_image.c
1 file changed, 5 insertions(+), 5 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/76/29776/2
--
To view, visit https://review.coreboot.org/c/coreboot/+/29776
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ifae3a17152f2f9852d29a4ac038f7e5a75a41614
Gerrit-Change-Number: 29776
Gerrit-PatchSet: 2
Gerrit-Owner: Werner Zeh <werner.zeh(a)siemens.com>
Gerrit-MessageType: newpatchset