Aamir Bohra has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/29792
Change subject: mb/intel/icelake_rvp: Add USB port capablity information
......................................................................
mb/intel/icelake_rvp: Add USB port capablity information
This implementation adds USB port capablity map for ICL-U and ICL-Y
RVP.
Change-Id: I20bb43c47439df0a25ff148eae2b3e0546e4bc63
Signed-off-by: Aamir Bohra <aamir.bohra(a)intel.com>
---
M src/mainboard/intel/icelake_rvp/Kconfig
M src/mainboard/intel/icelake_rvp/variants/icl_u/devicetree.cb
M src/mainboard/intel/icelake_rvp/variants/icl_y/devicetree.cb
3 files changed, 177 insertions(+), 2 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/92/29792/1
diff --git a/src/mainboard/intel/icelake_rvp/Kconfig b/src/mainboard/intel/icelake_rvp/Kconfig
index 66957aa..ecab319 100644
--- a/src/mainboard/intel/icelake_rvp/Kconfig
+++ b/src/mainboard/intel/icelake_rvp/Kconfig
@@ -10,6 +10,7 @@
select GENERIC_SPD_BIN
select DRIVERS_I2C_HID
select DRIVERS_I2C_GENERIC
+ select DRIVERS_USB_ACPI
select SOC_INTEL_ICELAKE
config MAINBOARD_DIR
diff --git a/src/mainboard/intel/icelake_rvp/variants/icl_u/devicetree.cb b/src/mainboard/intel/icelake_rvp/variants/icl_u/devicetree.cb
index 603be42..3f186cb 100644
--- a/src/mainboard/intel/icelake_rvp/variants/icl_u/devicetree.cb
+++ b/src/mainboard/intel/icelake_rvp/variants/icl_u/devicetree.cb
@@ -99,7 +99,94 @@
device pci 12.0 on end # Thermal Subsystem
device pci 12.5 off end # UFS SCS
device pci 12.6 off end # GSPI #2
- device pci 14.0 on end # USB xHCI
+ device pci 14.0 on
+ chip drivers/usb/acpi
+ register "desc" = ""Root Hub""
+ register "type" = "UPC_TYPE_HUB"
+ device usb 0.0 on
+ chip drivers/usb/acpi
+ register "desc" = ""USB3/2 Type-A Left Lower""
+ register "type" = "UPC_TYPE_A"
+ device usb 2.0 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""WWAN""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 2.1 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""Bluetooth""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 2.2 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB C Connector 1""
+ register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
+ device usb 2.3 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB C Connector 2""
+ register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
+ device usb 2.4 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB C Connector 3""
+ register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
+ device usb 2.5 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB C Connector 4""
+ register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
+ device usb 2.6 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3/2 Type-A Left Upper""
+ register "type" = "UPC_TYPE_A"
+ device usb 2.7 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB2 Type-A Right Lower""
+ register "type" = "UPC_TYPE_A"
+ device usb 2.8 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB2 Type-A Right Upper""
+ register "type" = "UPC_TYPE_A"
+ device usb 2.9 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3/2 Type-A Left Lower""
+ register "type" = "UPC_TYPE_A"
+ device usb 3.0 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3/2 Type-A Left Upper""
+ register "type" = "UPC_TYPE_A"
+ device usb 3.1 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""WLAN""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 3.2 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3 Port Unused1""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 3.3 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3 Port Unused2""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 3.4 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3 Port Unused3""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 3.5 on end
+ end
+ end
+ end
+ end # USB xHCI
device pci 14.1 off end # USB xDCI (OTG)
chip drivers/intel/wifi
register "wake" = "GPE0_PME_B0"
diff --git a/src/mainboard/intel/icelake_rvp/variants/icl_y/devicetree.cb b/src/mainboard/intel/icelake_rvp/variants/icl_y/devicetree.cb
index a1e64ee..c610469 100644
--- a/src/mainboard/intel/icelake_rvp/variants/icl_y/devicetree.cb
+++ b/src/mainboard/intel/icelake_rvp/variants/icl_y/devicetree.cb
@@ -83,7 +83,94 @@
device pci 12.0 on end # Thermal Subsystem
device pci 12.5 off end # UFS SCS
device pci 12.6 off end # GSPI #2
- device pci 14.0 on end # USB xHCI
+ device pci 14.0 on
+ chip drivers/usb/acpi
+ register "desc" = ""Root Hub""
+ register "type" = "UPC_TYPE_HUB"
+ device usb 0.0 on
+ chip drivers/usb/acpi
+ register "desc" = ""USB3-2 Type-A Left Lower""
+ register "type" = "UPC_TYPE_A"
+ device usb 2.0 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3-2 Type-A Left Upper""
+ register "type" = "UPC_TYPE_A"
+ device usb 2.1 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""Bluetooth""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 2.2 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB C Connector 1""
+ register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
+ device usb 2.3 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB C Connector 2""
+ register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
+ device usb 2.4 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB C Connector 3""
+ register "type" = "UPC_TYPE_C_USB2_SS_SWITCH"
+ device usb 2.5 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB2 Port Unused 1""
+ register "type" = "UPC_TYPE_UNUSED"
+ device usb 2.6 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB2 Port Unused 2""
+ register "type" = "UPC_TYPE_UNUSED"
+ device usb 2.7 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB2 Type-A Right Lower""
+ register "type" = "UPC_TYPE_A"
+ device usb 2.8 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB2 Type-A Right Upper""
+ register "type" = "UPC_TYPE_A"
+ device usb 2.9 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3/2 Type-A Left Lower""
+ register "type" = "UPC_TYPE_A"
+ device usb 3.0 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3/2 Type-A Left Upper""
+ register "type" = "UPC_TYPE_A"
+ device usb 3.1 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""WLAN""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 3.2 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3 Port Unused1""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 3.3 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3 Port Unused2""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 3.4 on end
+ end
+ chip drivers/usb/acpi
+ register "desc" = ""USB3 Port Unused3""
+ register "type" = "UPC_TYPE_INTERNAL"
+ device usb 3.5 on end
+ end
+ end
+ end
+ end # USB xHCI
device pci 14.1 off end # USB xDCI (OTG)
chip drivers/intel/wifi
register "wake" = "GPE0_PME_B0"
--
To view, visit https://review.coreboot.org/c/coreboot/+/29792
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I20bb43c47439df0a25ff148eae2b3e0546e4bc63
Gerrit-Change-Number: 29792
Gerrit-PatchSet: 1
Gerrit-Owner: Aamir Bohra <aamir.bohra(a)intel.com>
Gerrit-MessageType: newchange
Zhuohao Lee has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/29765 )
Change subject: mb/google/fizz/variants/karma: Disable SD controller and update GPIO
......................................................................
Patch Set 3:
(2 comments)
https://review.coreboot.org/#/c/29765/3/src/mainboard/google/fizz/variants/…
File src/mainboard/google/fizz/variants/baseboard/devicetree.cb:
https://review.coreboot.org/#/c/29765/3/src/mainboard/google/fizz/variants/…
PS3, Line 258:
Do we need to move this to fizz/overridetree.cb?
https://review.coreboot.org/#/c/29765/3/src/mainboard/google/fizz/variants/…
PS3, Line 268:
Same here?
--
To view, visit https://review.coreboot.org/c/coreboot/+/29765
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8015fe35a4ff79469b5781942f588c3e1b88b751
Gerrit-Change-Number: 29765
Gerrit-PatchSet: 3
Gerrit-Owner: David Wu <david_wu(a)quanta.corp-partner.google.com>
Gerrit-Reviewer: David Wu <david_wu(a)quanta.corp-partner.google.com>
Gerrit-Reviewer: Furquan Shaikh <furquan(a)google.com>
Gerrit-Reviewer: Shelley Chen <shchen(a)google.com>
Gerrit-Reviewer: Zhuohao Lee <zhuohao(a)chromium.org>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Thu, 22 Nov 2018 09:48:07 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment
Subrata Banik has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/29749 )
Change subject: mb/google/dragonegg: Add initial mainboard code support
......................................................................
Patch Set 9:
> > Patch Set 9:
> >
> > > Patch Set 9:
> > >
> > > > > > Please add Documentation for that board.
> > > > > > For example:
> > > > > > How to flash, required BLOBs, pictures if possible,
> everything
> > > > > that
> > > > > > is useful for coreboot development.
> > > > >
> > > > > I will let Shelley to answer this question. As this is
> early ICL
> > > > > silicon, i'm not sure about board availability to able to
> build
> > > > at
> > > > > externally.
> > > >
> > > > That would be wonderful to have it in the Documentation :-).
> > >
> > > Patrick, do you have any sample documentation that can be
> referred here
> >
> > Patrick,
> >
> > Flashing is the same as other Intel boards:
> >
> > $ dut-control spi2_vref:pp3300 spi2_buf_en:on spi2_buf_on_flex_en:on
> warm_reset:on
> > $ sudo flashrom -n -p ft2232_spi:type=servo-v2 -w <bios_image>
> > $ dut-control spi2_vref:off spi2_buf_en:off spi2_buf_on_flex_en:off
> warm_reset:off
> >
> > Sorry, I do not have the pointers to the blobs as they are in the
> Intel VIP site and I can't post photos of the board as it is a
> early development board.
>
> How to write documentation can be found here:
> https://doc.coreboot.org/getting_started/writing_documentation.html
>
> Sample documentation can be found in git, here:
> Documentation/mainboard/*/*.md
>
> All those facts mentioned should go into the documentation.
> Also:
> Will it be available for purchase ?
> Will it be available as reference platform for OEMs ?
> Is it an internal project only ?
> If the blobs aren't available, the code wont work at all, that
> should be mentioned in the Documentation and fixed once the BLOBs
> are available.
Patrick,
can you please let me know how you are building any Intel SoC based SKL or KBL based reference/customer chrome design today?
who provides you required ucode, me binaries and FSP binaries ?
Consider the fact that ucode an ME binary release process will remain same for icl based platform and dragonegg is one of them.
For FSP binary release, i think there is already one process developed by Nate and Balaji to have github kind model where you will get FSP binaries after PRQ is done.
i'm not sure, if past we have any board bring up document as such where we could write down those details and i could Shelley has replied earlier about documentation part.
lets me know if you have any further question on binaries release process for ICL platforms.
> Are there schematics or other documents you can reference ?
--
To view, visit https://review.coreboot.org/c/coreboot/+/29749
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I2cc269cb0050bf5b031f48cfe114485c55ab8fa9
Gerrit-Change-Number: 29749
Gerrit-PatchSet: 9
Gerrit-Owner: Shelley Chen <shchen(a)google.com>
Gerrit-Reviewer: Aamir Bohra <aamir.bohra(a)intel.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Shelley Chen <shchen(a)google.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik(a)intel.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Frans Hendriks <fhendriks(a)eltan.com>
Gerrit-CC: HAOUAS Elyes <ehaouas(a)noos.fr>
Gerrit-Comment-Date: Thu, 22 Nov 2018 08:55:29 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment
Subrata Banik has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/29749 )
Change subject: mb/google/dragonegg: Add initial mainboard code support
......................................................................
Patch Set 9:
(3 comments)
https://review.coreboot.org/#/c/29749/9/src/mainboard/google/dragonegg/dsdt…
File src/mainboard/google/dragonegg/dsdt.asl:
https://review.coreboot.org/#/c/29749/9/src/mainboard/google/dragonegg/dsdt…
PS9, Line 22: 0x05
> the revision is 0x02
Although there is no harm to declare this value as 0x5 :)
but still i will make this as 0x02 as you have asked.
here is the recommendation from spec
"A revision field value greater than or equal to 2 signifies that integers declared within the Definition Block are to be evaluated as 64 bit values"
https://review.coreboot.org/#/c/29749/9/src/mainboard/google/dragonegg/roms…
File src/mainboard/google/dragonegg/romstage_fsp_params.c:
https://review.coreboot.org/#/c/29749/9/src/mainboard/google/dragonegg/roms…
PS9, Line 23: void mainboard_memory_init_params(FSPM_UPD *mupd)
> Can this file be removed, since it contains 1 empty function only?
We can't remove this file because we might have some overrides as epatch which will apply over this file during chromium build.
https://review.coreboot.org/#/c/29749/9/src/mainboard/google/dragonegg/spd/…
File src/mainboard/google/dragonegg/spd/empty.spd.hex:
https://review.coreboot.org/#/c/29749/9/src/mainboard/google/dragonegg/spd/…
PS9, Line 1: 00
> Why this empty spd file? Remove it if not used
make sense
--
To view, visit https://review.coreboot.org/c/coreboot/+/29749
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I2cc269cb0050bf5b031f48cfe114485c55ab8fa9
Gerrit-Change-Number: 29749
Gerrit-PatchSet: 9
Gerrit-Owner: Shelley Chen <shchen(a)google.com>
Gerrit-Reviewer: Aamir Bohra <aamir.bohra(a)intel.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Shelley Chen <shchen(a)google.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik(a)intel.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Frans Hendriks <fhendriks(a)eltan.com>
Gerrit-CC: HAOUAS Elyes <ehaouas(a)noos.fr>
Gerrit-Comment-Date: Thu, 22 Nov 2018 08:47:26 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: HAOUAS Elyes <ehaouas(a)noos.fr>
Comment-In-Reply-To: Frans Hendriks <fhendriks(a)eltan.com>
Gerrit-MessageType: comment
Frans Hendriks has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/29749 )
Change subject: mb/google/dragonegg: Add initial mainboard code support
......................................................................
Patch Set 9:
(2 comments)
https://review.coreboot.org/#/c/29749/9/src/mainboard/google/dragonegg/roms…
File src/mainboard/google/dragonegg/romstage_fsp_params.c:
https://review.coreboot.org/#/c/29749/9/src/mainboard/google/dragonegg/roms…
PS9, Line 23: void mainboard_memory_init_params(FSPM_UPD *mupd)
Can this file be removed, since it contains 1 empty function only?
https://review.coreboot.org/#/c/29749/9/src/mainboard/google/dragonegg/spd/…
File src/mainboard/google/dragonegg/spd/empty.spd.hex:
https://review.coreboot.org/#/c/29749/9/src/mainboard/google/dragonegg/spd/…
PS9, Line 1: 00
Why this empty spd file? Remove it if not used
--
To view, visit https://review.coreboot.org/c/coreboot/+/29749
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I2cc269cb0050bf5b031f48cfe114485c55ab8fa9
Gerrit-Change-Number: 29749
Gerrit-PatchSet: 9
Gerrit-Owner: Shelley Chen <shchen(a)google.com>
Gerrit-Reviewer: Aamir Bohra <aamir.bohra(a)intel.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Shelley Chen <shchen(a)google.com>
Gerrit-Reviewer: Subrata Banik <subrata.banik(a)intel.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Frans Hendriks <fhendriks(a)eltan.com>
Gerrit-CC: HAOUAS Elyes <ehaouas(a)noos.fr>
Gerrit-Comment-Date: Thu, 22 Nov 2018 08:38:56 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment
Dhaval Sharma has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/29775 )
Change subject: SMI: Introduce CONFIG_SOC_INTEL_BYPASS_PORT_B2_SMI
......................................................................
Patch Set 1:
(1 comment)
https://review.coreboot.org/#/c/29775/1/src/ec/google/chromeec/smihandler.c
File src/ec/google/chromeec/smihandler.c:
https://review.coreboot.org/#/c/29775/1/src/ec/google/chromeec/smihandler.c…
PS1, Line 102: #if IS_ENABLED(CONFIG_SOC_INTEL_BYPASS_PORT_B2_SMI)
> If CONFIG_REDUCED_SMI is enabled, https://review.coreboot. […]
Got it. Yes. As long as that part is retained we are good.
--
To view, visit https://review.coreboot.org/c/coreboot/+/29775
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I43ca93972fa4d870632707cb9a9e74ab80cbd5d5
Gerrit-Change-Number: 29775
Gerrit-PatchSet: 1
Gerrit-Owner: Jenny Tc <jenny.tc(a)intel.com>
Gerrit-Reviewer: Jenny Tc <jenny.tc(a)intel.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Reviewer: dhaval v sharma <dhaval.v.sharma(a)intel.com>
Gerrit-CC: Dhaval Sharma <dhaval.v.sharma(a)intel.corp-partner.google.com>
Gerrit-CC: Nico Huber <nico.h(a)gmx.de>
Gerrit-Comment-Date: Thu, 22 Nov 2018 08:36:06 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Dhaval Sharma <dhaval.v.sharma(a)intel.corp-partner.google.com>
Comment-In-Reply-To: Jenny Tc <jenny.tc(a)intel.com>
Gerrit-MessageType: comment
Xiang Wang has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/29789
Change subject: sifive uart: Add memory barrier instruction
......................................................................
sifive uart: Add memory barrier instruction
If the memory barrier instruction is missing, the following code will be
optimized.
source code:
do {
v = *reg;
} while (v & mask);
Optimized code:
v = *reg;
do {
} while (v & mask);
In order to prevent such optimization, you need to add memory barrier
instructions, the source code is modified as follows.
do {
v = *reg;
asm volatile ("":::"memory");
} while (v & mask);
Change-Id: I7fdf178485af1ef0fd8d10f1f4919b9e31284457
Signed-off-by: Xiang Wang <wxjstz(a)126.com>
---
M src/drivers/uart/sifive.c
1 file changed, 7 insertions(+), 7 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/89/29789/1
diff --git a/src/drivers/uart/sifive.c b/src/drivers/uart/sifive.c
index ce8ead0..1a7370c 100644
--- a/src/drivers/uart/sifive.c
+++ b/src/drivers/uart/sifive.c
@@ -66,17 +66,15 @@
sifive_uart_init(uart_platform_baseptr(idx), div);
}
-static bool uart_can_tx(struct sifive_uart_registers *regs)
-{
- return !(read32(®s->txdata) & TXDATA_FULL);
-}
-
void uart_tx_byte(int idx, unsigned char data)
{
struct sifive_uart_registers *regs = uart_platform_baseptr(idx);
+ uint32_t txdata;
- while (!uart_can_tx(regs))
- ; /* TODO: implement a timeout */
+ do {
+ txdata = read32(regs->txdata);
+ asm volatile ("":::"memory");
+ } while (txdata & TXDATA_FULL)
write32(®s->txdata, data);
}
@@ -89,6 +87,7 @@
/* Use the TX watermark bit to find out if the TX FIFO is empty */
do {
ip = read32(®s->ip);
+ asm volatile ("":::"memory");
} while (!(ip & IP_TXWM));
}
@@ -99,6 +98,7 @@
do {
rxdata = read32(®s->rxdata);
+ asm volatile ("":::"memory");
} while (rxdata & RXDATA_EMPTY);
return rxdata & 0xff;
--
To view, visit https://review.coreboot.org/c/coreboot/+/29789
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I7fdf178485af1ef0fd8d10f1f4919b9e31284457
Gerrit-Change-Number: 29789
Gerrit-PatchSet: 1
Gerrit-Owner: Xiang Wang <wxjstz(a)126.com>
Gerrit-MessageType: newchange