coreboot-gerrit October 2022

coreboot-gerrit@coreboot.org

1 participants
5881 discussions

[S] Change in coreboot[master]: sb/intel/common/early_smbus.h: Add <device/pci_type.h>
by Elyes Haouas (Code Review) 02 Oct '22

02 Oct '22

Elyes Haouas has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/68047 ) Change subject: sb/intel/common/early_smbus.h: Add <device/pci_type.h> ...................................................................... sb/intel/common/early_smbus.h: Add <device/pci_type.h> Signed-off-by: Elyes Haouas <ehaouas(a)noos.fr> Change-Id: Icf459f07948cd29eb251b49fcecefb98c5f5f259 --- M src/southbridge/intel/common/early_smbus.h 1 file changed, 11 insertions(+), 0 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/47/68047/1 diff --git a/src/southbridge/intel/common/early_smbus.h b/src/southbridge/intel/common/early_smbus.h index d6a7cbb..0dc32c0 100644 --- a/src/southbridge/intel/common/early_smbus.h +++ b/src/southbridge/intel/common/early_smbus.h @@ -4,6 +4,7 @@ #define SOUTHBRIDGE_INTEL_COMMON_EARLY_SMBUS_H #include <device/pci_def.h> +#include <device/pci_type.h> #define PCI_DEV_SMBUS PCI_DEV(0, 0x1f, 3) -- To view, visit https://review.coreboot.org/c/coreboot/+/68047 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: Icf459f07948cd29eb251b49fcecefb98c5f5f259 Gerrit-Change-Number: 68047 Gerrit-PatchSet: 1 Gerrit-Owner: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-MessageType: newchange

1 0

[S] Change in coreboot[master]: nb/intel/i945/rcven.c: Sorte includes and add <stdint.h>
by Paul Menzel (Code Review) 02 Oct '22

02 Oct '22

Attention is currently required from: Elyes Haouas. Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/68045 ) Change subject: nb/intel/i945/rcven.c: Sorte includes and add <stdint.h> ...................................................................... Patch Set 1: (1 comment) Commit Message: https://review.coreboot.org/c/coreboot/+/68045/comment/77db5f2d_398f4559 PS1, Line 7: Sorte Sort (also in the other change-sets) -- To view, visit https://review.coreboot.org/c/coreboot/+/68045 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I360e4f8ed3b87225a09c7cbb761c570a579771cf Gerrit-Change-Number: 68045 Gerrit-PatchSet: 1 Gerrit-Owner: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Paul Menzel <paulepanter(a)mailbox.org> Gerrit-Attention: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-Comment-Date: Sun, 02 Oct 2022 12:26:50 +0000 Gerrit-HasComments: Yes Gerrit-Has-Labels: No Gerrit-MessageType: comment

1 0

[S] Change in coreboot[master]: security/memory/memory.h: Add <stdbool.h>
by Elyes Haouas (Code Review) 02 Oct '22

02 Oct '22

Elyes Haouas has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/68046 ) Change subject: security/memory/memory.h: Add <stdbool.h> ...................................................................... security/memory/memory.h: Add <stdbool.h> Signed-off-by: Elyes Haouas <ehaouas(a)noos.fr> Change-Id: I908445b9f87b3db90527955116db22bbee674e1f --- M src/security/memory/memory.h 1 file changed, 12 insertions(+), 0 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/46/68046/1 diff --git a/src/security/memory/memory.h b/src/security/memory/memory.h index c6ae4f8..90b4480 100644 --- a/src/security/memory/memory.h +++ b/src/security/memory/memory.h @@ -1,3 +1,5 @@ /* SPDX-License-Identifier: GPL-2.0-only */ +#include <stdbool.h> + bool security_clear_dram_request(void); -- To view, visit https://review.coreboot.org/c/coreboot/+/68046 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I908445b9f87b3db90527955116db22bbee674e1f Gerrit-Change-Number: 68046 Gerrit-PatchSet: 1 Gerrit-Owner: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-MessageType: newchange

1 0

[S] Change in coreboot[master]: nb/intel/i945/rcven.c: Sorte includes and add <stdint.h>
by Elyes Haouas (Code Review) 02 Oct '22

02 Oct '22

Elyes Haouas has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/68045 ) Change subject: nb/intel/i945/rcven.c: Sorte includes and add <stdint.h> ...................................................................... nb/intel/i945/rcven.c: Sorte includes and add <stdint.h> Signed-off-by: Elyes Haouas <ehaouas(a)noos.fr> Change-Id: I360e4f8ed3b87225a09c7cbb761c570a579771cf --- M src/northbridge/intel/i945/rcven.c 1 file changed, 13 insertions(+), 1 deletion(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/45/68045/1 diff --git a/src/northbridge/intel/i945/rcven.c b/src/northbridge/intel/i945/rcven.c index ca54bad..03b56f1 100644 --- a/src/northbridge/intel/i945/rcven.c +++ b/src/northbridge/intel/i945/rcven.c @@ -2,8 +2,10 @@ #include <console/console.h> #include <device/mmio.h> -#include "raminit.h" +#include <stdint.h> + #include "i945.h" +#include "raminit.h" /** * sample the strobes signal -- To view, visit https://review.coreboot.org/c/coreboot/+/68045 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I360e4f8ed3b87225a09c7cbb761c570a579771cf Gerrit-Change-Number: 68045 Gerrit-PatchSet: 1 Gerrit-Owner: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-MessageType: newchange

1 0

[S] Change in coreboot[master]: nb/intel/i945/raminit.c: Clean up includes and add <types.h>
by Elyes Haouas (Code Review) 02 Oct '22

02 Oct '22

Elyes Haouas has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/68044 ) Change subject: nb/intel/i945/raminit.c: Clean up includes and add <types.h> ...................................................................... nb/intel/i945/raminit.c: Clean up includes and add <types.h> Signed-off-by: Elyes Haouas <ehaouas(a)noos.fr> Change-Id: I94a81a30950cca6be5ba36a25f8bc6f87c2aad2f --- M src/northbridge/intel/i945/raminit.c 1 file changed, 19 insertions(+), 7 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/44/68044/1 diff --git a/src/northbridge/intel/i945/raminit.c b/src/northbridge/intel/i945/raminit.c index 8810ae1..bf55b0ec 100644 --- a/src/northbridge/intel/i945/raminit.c +++ b/src/northbridge/intel/i945/raminit.c @@ -1,22 +1,24 @@ /* SPDX-License-Identifier: GPL-2.0-only */ +#include <cf9_reset.h> #include <console/console.h> #include <delay.h> -#include <device/pci_def.h> -#include <device/pci_ops.h> -#include <device/smbus_host.h> -#include <cf9_reset.h> -#include <device/mmio.h> #include <device/device.h> +#include <device/dram/ddr2.h> +#include <device/mmio.h> +#include <device/pci_ops.h> +#include <device/pci_type.h> +#include <device/smbus_host.h> #include <lib.h> #include <pc80/mc146818rtc.h> #include <spd.h> #include <string.h> +#include <timestamp.h> +#include <types.h> + #include "raminit.h" #include "i945.h" #include "chip.h" -#include <device/dram/ddr2.h> -#include <timestamp.h> /* Debugging macros. */ #if CONFIG(DEBUG_RAM_SETUP) -- To view, visit https://review.coreboot.org/c/coreboot/+/68044 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I94a81a30950cca6be5ba36a25f8bc6f87c2aad2f Gerrit-Change-Number: 68044 Gerrit-PatchSet: 1 Gerrit-Owner: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-MessageType: newchange

1 0

[S] Change in coreboot[master]: device/device_const.c: Clean up includes and add <types.h>
by Elyes Haouas (Code Review) 02 Oct '22

02 Oct '22

Elyes Haouas has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/68043 ) Change subject: device/device_const.c: Clean up includes and add <types.h> ...................................................................... device/device_const.c: Clean up includes and add <types.h> Signed-off-by: Elyes Haouas <ehaouas(a)noos.fr> Change-Id: I7e84760566db5da7ff88dcbe9fb028ebcb390bdc --- M src/device/device_const.c 1 file changed, 12 insertions(+), 2 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/43/68043/1 diff --git a/src/device/device_const.c b/src/device/device_const.c index c629f05..a40d0b0 100644 --- a/src/device/device_const.c +++ b/src/device/device_const.c @@ -4,10 +4,10 @@ #include <console/console.h> #include <device/device.h> #include <device/path.h> -#include <device/pci.h> #include <device/pci_def.h> -#include <device/resource.h> +#include <device/pci_type.h> #include <fw_config.h> +#include <types.h> /** Linked list of ALL devices */ DEVTREE_CONST struct device *DEVTREE_CONST all_devices = &dev_root; -- To view, visit https://review.coreboot.org/c/coreboot/+/68043 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I7e84760566db5da7ff88dcbe9fb028ebcb390bdc Gerrit-Change-Number: 68043 Gerrit-PatchSet: 1 Gerrit-Owner: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-MessageType: newchange

1 0

[S] Change in coreboot[master]: coreboot: Add support for include-what-you-use
by Elyes Haouas (Code Review) 02 Oct '22

02 Oct '22

Attention is currently required from: Felix Singer, Martin L Roth, Julius Werner. Elyes Haouas has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/67915 ) Change subject: coreboot: Add support for include-what-you-use ...................................................................... Patch Set 1: Code-Review+2 (1 comment) Patchset: PS1: I've used it today here: https://review.coreboot.org/q/topic:clean_Includes -- To view, visit https://review.coreboot.org/c/coreboot/+/67915 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I084813f21a3c26cac1e4e134bf8a83eb8637ff63 Gerrit-Change-Number: 67915 Gerrit-PatchSet: 1 Gerrit-Owner: Martin L Roth <gaumless(a)gmail.com> Gerrit-Reviewer: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-Reviewer: Felix Singer <felixsinger(a)posteo.net> Gerrit-Reviewer: Martin Roth <martin.roth(a)amd.corp-partner.google.com> Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org> Gerrit-CC: Julius Werner <jwerner(a)chromium.org> Gerrit-Attention: Felix Singer <felixsinger(a)posteo.net> Gerrit-Attention: Martin L Roth <gaumless(a)gmail.com> Gerrit-Attention: Julius Werner <jwerner(a)chromium.org> Gerrit-Comment-Date: Sun, 02 Oct 2022 11:04:39 +0000 Gerrit-HasComments: Yes Gerrit-Has-Labels: Yes Gerrit-MessageType: comment

1 0

[S] Change in coreboot[master]: cpu/x86/pae/pgtbl.c: Clean up includes and add <types.h>
by Elyes Haouas (Code Review) 02 Oct '22

02 Oct '22

Elyes Haouas has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/68042 ) Change subject: cpu/x86/pae/pgtbl.c: Clean up includes and add <types.h> ...................................................................... cpu/x86/pae/pgtbl.c: Clean up includes and add <types.h> Signed-off-by: Elyes Haouas <ehaouas(a)noos.fr> Change-Id: I0ab39ff20b0fb59026063e064e20ce901c2985fe --- M src/cpu/x86/pae/pgtbl.c 1 file changed, 11 insertions(+), 2 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/42/68042/1 diff --git a/src/cpu/x86/pae/pgtbl.c b/src/cpu/x86/pae/pgtbl.c index c8783d6..8f556eb 100644 --- a/src/cpu/x86/pae/pgtbl.c +++ b/src/cpu/x86/pae/pgtbl.c @@ -3,13 +3,12 @@ #include <cbfs.h> #include <commonlib/helpers.h> #include <console/console.h> -#include <arch/cpu.h> #include <cpu/x86/cr.h> #include <cpu/x86/msr.h> #include <cpu/x86/pae.h> #include <string.h> #include <symbols.h> -#include <assert.h> +#include <types.h> #define PDPTE_PRES (1ULL << 0) #define PDPTE_ADDR_MASK (~((1ULL << 12) - 1)) -- To view, visit https://review.coreboot.org/c/coreboot/+/68042 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I0ab39ff20b0fb59026063e064e20ce901c2985fe Gerrit-Change-Number: 68042 Gerrit-PatchSet: 1 Gerrit-Owner: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-MessageType: newchange

1 0

[S] Change in coreboot[master]: cpu/intel/common/fsb.c: Sorte includes and add <stdint.h>
by Elyes Haouas (Code Review) 02 Oct '22

02 Oct '22

Elyes Haouas has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/68041 ) Change subject: cpu/intel/common/fsb.c: Sorte includes and add <stdint.h> ...................................................................... cpu/intel/common/fsb.c: Sorte includes and add <stdint.h> Signed-off-by: Elyes Haouas <ehaouas(a)noos.fr> Change-Id: I9b85836ac21da5b885a97f05e3973fb23a052fd5 --- M src/cpu/intel/common/fsb.c 1 file changed, 15 insertions(+), 4 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/41/68041/1 diff --git a/src/cpu/intel/common/fsb.c b/src/cpu/intel/common/fsb.c index 350e8c6..92f88cd 100644 --- a/src/cpu/intel/common/fsb.c +++ b/src/cpu/intel/common/fsb.c @@ -1,13 +1,14 @@ /* SPDX-License-Identifier: GPL-2.0-only */ #include <arch/cpu.h> +#include <commonlib/helpers.h> +#include <console/console.h> +#include <cpu/intel/fsb.h> +#include <cpu/intel/speedstep.h> #include <cpu/x86/msr.h> #include <cpu/x86/tsc.h> -#include <cpu/intel/speedstep.h> -#include <cpu/intel/fsb.h> -#include <console/console.h> -#include <commonlib/helpers.h> #include <delay.h> +#include <stdint.h> static u32 timer_fsb; static u32 timer_tsc; -- To view, visit https://review.coreboot.org/c/coreboot/+/68041 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I9b85836ac21da5b885a97f05e3973fb23a052fd5 Gerrit-Change-Number: 68041 Gerrit-PatchSet: 1 Gerrit-Owner: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-MessageType: newchange

1 0

[S] Change in coreboot[master]: cpu/intel/car/romstage.c: Clean up includes and add <types.h>
by Elyes Haouas (Code Review) 02 Oct '22

02 Oct '22

Elyes Haouas has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/68040 ) Change subject: cpu/intel/car/romstage.c: Clean up includes and add <types.h> ...................................................................... cpu/intel/car/romstage.c: Clean up includes and add <types.h> Signed-off-by: Elyes Haouas <ehaouas(a)noos.fr> Change-Id: I84639389ac1066468b82bb13d684e5423b909fcb --- M src/cpu/intel/car/romstage.c 1 file changed, 13 insertions(+), 3 deletions(-) git pull ssh://review.coreboot.org:29418/coreboot refs/changes/40/68040/1 diff --git a/src/cpu/intel/car/romstage.c b/src/cpu/intel/car/romstage.c index 7a7d077..4c68ded 100644 --- a/src/cpu/intel/car/romstage.c +++ b/src/cpu/intel/car/romstage.c @@ -1,14 +1,14 @@ /* SPDX-License-Identifier: GPL-2.0-only */ -#include <arch/cpu.h> #include <arch/romstage.h> -#include <console/console.h> -#include <cpu/x86/smm.h> #include <arch/symbols.h> #include <commonlib/helpers.h> +#include <console/console.h> +#include <cpu/x86/smm.h> #include <program_loading.h> #include <romstage_common.h> #include <security/vboot/vboot_common.h> +#include <types.h> /* If we do not have a constrained _car_stack region size, use the following as a guideline for acceptable stack usage. */ -- To view, visit https://review.coreboot.org/c/coreboot/+/68040 To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings Gerrit-Project: coreboot Gerrit-Branch: master Gerrit-Change-Id: I84639389ac1066468b82bb13d684e5423b909fcb Gerrit-Change-Number: 68040 Gerrit-PatchSet: 1 Gerrit-Owner: Elyes Haouas <ehaouas(a)noos.fr> Gerrit-MessageType: newchange

1 0

Jump to page:

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

coreboot-gerrit October 2022