Angel Pons has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/43977 )
Change subject: configs: Add a weird config for Asrock B85M Pro4
......................................................................
configs: Add a weird config for Asrock B85M Pro4
Please do not try to use it on real hardware. Or maybe do try.
Change-Id: I8bc19a1987b405d5a654276050b00b956acbdf36
Signed-off-by: Angel Pons <th3fanbus(a)gmail.com>
---
A configs/config.asrock_b85m_pro4.debug_smmstore_hotplug_gcov_ubsan_em100
1 file changed, 36 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/77/43977/1
diff --git a/configs/config.asrock_b85m_pro4.debug_smmstore_hotplug_gcov_ubsan_em100 b/configs/config.asrock_b85m_pro4.debug_smmstore_hotplug_gcov_ubsan_em100
new file mode 100644
index 0000000..e4d3b2f
--- /dev/null
+++ b/configs/config.asrock_b85m_pro4.debug_smmstore_hotplug_gcov_ubsan_em100
@@ -0,0 +1,36 @@
+CONFIG_CCACHE=y
+CONFIG_COVERAGE=y
+CONFIG_UBSAN=y
+CONFIG_VENDOR_ASROCK=y
+CONFIG_ONBOARD_VGA_IS_PRIMARY=y
+CONFIG_CBFS_SIZE=0x200000
+CONFIG_BOARD_ASROCK_B85M_PRO4=y
+CONFIG_PCIEXP_L1_SUB_STATE=y
+CONFIG_PCIEXP_CLK_PM=y
+CONFIG_CONSOLE_POST=y
+# CONFIG_INTEL_CHIPSET_LOCKDOWN is not set
+# CONFIG_FINALIZE_USB_ROUTE_XHCI is not set
+CONFIG_GENERIC_LINEAR_FRAMEBUFFER=y
+CONFIG_PCIEXP_HOTPLUG=y
+CONFIG_SMMSTORE=y
+CONFIG_SMMSTORE_SIZE=0x30000
+CONFIG_SPI_FLASH_NO_FAST_READ=y
+CONFIG_USBDEBUG=y
+CONFIG_USBDEBUG_DONGLE_FTDI_FT232H=y
+CONFIG_DRIVERS_SIL_3114=y
+# CONFIG_SQUELCH_EARLY_SMP is not set
+CONFIG_CONSOLE_SPI_FLASH=y
+CONFIG_POST_DEVICE_PCI_PCIE=y
+CONFIG_FATAL_ASSERTS=y
+CONFIG_DEBUG_CBFS=y
+CONFIG_DEBUG_SMBUS=y
+CONFIG_DEBUG_SMI=y
+CONFIG_DEBUG_PERIODIC_SMI=y
+CONFIG_DEBUG_MALLOC=y
+CONFIG_DEBUG_CONSOLE_INIT=y
+CONFIG_DEBUG_SPI_FLASH=y
+CONFIG_DEBUG_COVERAGE=y
+CONFIG_DEBUG_BOOT_STATE=y
+CONFIG_DEBUG_ADA_CODE=y
+CONFIG_HAVE_EM100_SUPPORT=y
+CONFIG_EM100=y
--
To view, visit https://review.coreboot.org/c/coreboot/+/43977
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8bc19a1987b405d5a654276050b00b956acbdf36
Gerrit-Change-Number: 43977
Gerrit-PatchSet: 1
Gerrit-Owner: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-MessageType: newchange
Hello Nico Huber, Martin Roth, Patrick Georgi, Matt DeVillier,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/libgfxinit/+/42359
to look at the new patch set (#36).
Change subject: Add Bay Trail support
......................................................................
Add Bay Trail support
Tested on Asrock Q1900M: HDMI, DVI and VGA all work correctly. Using two
displays at the same time also works.
UNTESTED: DisplayPort and eDP support, integrated panel support.
Change-Id: If81b1268c69b64fa30384f629f1eb43bda15ef52
Signed-off-by: Angel Pons <th3fanbus(a)gmail.com>
---
M common/Makefile.inc
M common/hw-gfx-gma-config.ads.template
M common/hw-gfx-gma-config_helpers.adb
M common/hw-gfx-gma-dp_aux_request.adb
M common/hw-gfx-gma-i2c.adb
M common/hw-gfx-gma-panel.adb
M common/hw-gfx-gma-pipe_setup.adb
M common/hw-gfx-gma-pipe_setup.ads
M common/hw-gfx-gma-registers.adb
M common/hw-gfx-gma-registers.ads
M common/hw-gfx-gma-transcoder.ads
M common/hw-gfx-gma.adb
M common/hw-gfx-gma.ads
A common/valleyview/Makefile.inc
A common/valleyview/hw-gfx-gma-connectors.adb
A common/valleyview/hw-gfx-gma-dpio.adb
A common/valleyview/hw-gfx-gma-dpio.ads
A common/valleyview/hw-gfx-gma-iosf.adb
A common/valleyview/hw-gfx-gma-iosf.ads
A common/valleyview/hw-gfx-gma-plls.adb
A common/valleyview/hw-gfx-gma-plls.ads
A common/valleyview/hw-gfx-gma-port_detect.adb
A common/valleyview/hw-gfx-gma-power_and_clocks.adb
A common/valleyview/hw-gfx-gma-power_and_clocks.ads
A common/valleyview/hw-gfx-gma-soc-dp.adb
A common/valleyview/hw-gfx-gma-soc-dp.ads
A common/valleyview/hw-gfx-gma-soc-hdmi.adb
A common/valleyview/hw-gfx-gma-soc-hdmi.ads
A common/valleyview/hw-gfx-gma-soc-vga.adb
A common/valleyview/hw-gfx-gma-soc-vga.ads
A common/valleyview/hw-gfx-gma-soc.ads
A configs/baytrail
32 files changed, 3,153 insertions(+), 226 deletions(-)
git pull ssh://review.coreboot.org:29418/libgfxinit refs/changes/59/42359/36
--
To view, visit https://review.coreboot.org/c/libgfxinit/+/42359
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: libgfxinit
Gerrit-Branch: master
Gerrit-Change-Id: If81b1268c69b64fa30384f629f1eb43bda15ef52
Gerrit-Change-Number: 42359
Gerrit-PatchSet: 36
Gerrit-Owner: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: Martin Roth <martinroth(a)google.com>
Gerrit-Reviewer: Matt DeVillier <matt.devillier(a)gmail.com>
Gerrit-Reviewer: Nico Huber <nico.h(a)gmx.de>
Gerrit-Reviewer: Patrick Georgi <pgeorgi(a)google.com>
Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-MessageType: newpatchset
Harshit Sharma has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42794 )
Change subject: crossgcc: Allow GCC to get asan shadow offset at runtime
......................................................................
Patch Set 16:
> Patch Set 16:
>
> > Patch Set 16:
>
> […]
>
> > Do you have a strong objection against this gcc patch? And if yes, for what reason?
>
> If there is an alternative to patching, in my opinion that would be worthwhile, so older coreboot (crosgcc) tool chains and distribution tool chains could be used. Especially, if it’s hard to get the patch merged GCC upstream.
If we skip this patch, we may be able to find a common shadow offset over multiple platforms in case of ramstage. But in other stages like romstage, bootblock where the available memory is limited and varies widely across different platforms, it is not possible to find a common shadow offset.
Having this patch allows us to append the shadow buffer to the region already occupied. This is highly beneficial when using cache as ram as this way we make efficient use of the limited memory available and thus add ASan on a large number of platforms.
Besides, I ran 'make what-jenkins-does' to check the boards on which ASAN_IN_ROMSTAGE can be enabled and only 19 out of 308 boards failed saying CAR area was full. These failed boards had either braswell or i440bx chipsets.
--
To view, visit https://review.coreboot.org/c/coreboot/+/42794
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I401631938532a406a6d41e77c6c9716b6b2bf48d
Gerrit-Change-Number: 42794
Gerrit-PatchSet: 16
Gerrit-Owner: Harshit Sharma <harshitsharmajs(a)gmail.com>
Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Reviewer: Werner Zeh <werner.zeh(a)siemens.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Raul Rangel <rrangel(a)chromium.org>
Gerrit-Comment-Date: Sun, 02 Aug 2020 01:02:04 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: No
Gerrit-MessageType: comment