Martin Roth has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/43334 )
Change subject: mb/google/zork: enable i2c devices in verstage
......................................................................
mb/google/zork: enable i2c devices in verstage
Zork devices shut down the i2c controllers in S3 to save power. On
resume, they need to be enabled in verstage before being accessed or
the system hangs.
BUG=b:160834101
TEST=Resume works with psp_verstage.
Signed-off-by: Martin Roth <martinroth(a)chromium.org>
Change-Id: I7b8c7e12847876dab4ca74d67d3c41e63d7727cf
---
M src/mainboard/google/zork/verstage.c
1 file changed, 1 insertion(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/34/43334/1
diff --git a/src/mainboard/google/zork/verstage.c b/src/mainboard/google/zork/verstage.c
index 8401196..bcbf396 100644
--- a/src/mainboard/google/zork/verstage.c
+++ b/src/mainboard/google/zork/verstage.c
@@ -31,5 +31,6 @@
void verstage_mainboard_init(void)
{
+ enable_aoac_devices();
setup_i2c();
}
--
To view, visit https://review.coreboot.org/c/coreboot/+/43334
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I7b8c7e12847876dab4ca74d67d3c41e63d7727cf
Gerrit-Change-Number: 43334
Gerrit-PatchSet: 1
Gerrit-Owner: Martin Roth <martinroth(a)google.com>
Gerrit-MessageType: newchange
Hello build bot (Jenkins), Martin Roth, Furquan Shaikh, Julius Werner, Aaron Durbin,
I'd like you to do a code review. Please visit
https://review.coreboot.org/c/coreboot/+/43066
to review the following change.
Change subject: Revert "mb/google/zork: Enable psp_verstage"
......................................................................
Revert "mb/google/zork: Enable psp_verstage"
This reverts commit c35d4fa377fdf1a967ed426024d3886302d2081f.
Reason for revert: Breaks S3 resume on trembyle.
Change-Id: Ic086c60d8e6edc9c0dff65e2569999a314c7c4ba
---
M src/mainboard/google/zork/Kconfig
1 file changed, 2 insertions(+), 32 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/66/43066/1
diff --git a/src/mainboard/google/zork/Kconfig b/src/mainboard/google/zork/Kconfig
index a6c866d..19225d7 100644
--- a/src/mainboard/google/zork/Kconfig
+++ b/src/mainboard/google/zork/Kconfig
@@ -100,6 +100,8 @@
config VBOOT
select EC_GOOGLE_CHROMEEC_SWITCHES
select VBOOT_LID_SWITCH
+ select VBOOT_STARTS_IN_BOOTBLOCK
+ select VBOOT_SEPARATE_VERSTAGE
config VBOOT_VBNV_OFFSET
hex
@@ -121,22 +123,6 @@
hex
default 0x50
-config PICASSO_FW_A_POSITION
- hex
- default 0xFF031040
- depends on VBOOT_SLOTS_RW_AB && VBOOT_STARTS_BEFORE_BOOTBLOCK
- help
- Location of the AMD firmware in the RW_A region. This is the
- start of the RW-A region + 64 bytes for the cbfs header.
-
-config PICASSO_FW_B_POSITION
- hex
- default 0xFF3CF040
- depends on VBOOT_SLOTS_RW_AB && VBOOT_STARTS_BEFORE_BOOTBLOCK
- help
- Location of the AMD firmware in the RW_B region. This is the
- start of the RW-A region + 64 bytes for the cbfs header.
-
config VARIANT_HAS_FW_CONFIG
bool
help
@@ -165,20 +151,4 @@
default 2 if BOARD_GOOGLE_VILBOZ
default VARIANT_MIN_BOARD_ID_V3_SCHEMATICS
-config VBOOT_STARTS_BEFORE_BOOTBLOCK
- bool "PSP verstage"
- default y if VBOOT
- help
- Firmware verification happens before the main processor is brought
- online.
-
-config VBOOT_STARTS_IN_BOOTBLOCK
- bool "X86 verstage (in bootblock)"
- depends on VBOOT && ! VBOOT_STARTS_BEFORE_BOOTBLOCK
- select VBOOT_SEPARATE_VERSTAGE
- help
- Firmware verification happens during the end of or right after the
- bootblock. This implies that a static VBOOT2_WORK() buffer must be
- allocated in memlayout.
-
endif # BOARD_GOOGLE_BASEBOARD_TREMBYLE || BOARD_GOOGLE_BASEBOARD_DALBOZ
--
To view, visit https://review.coreboot.org/c/coreboot/+/43066
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ic086c60d8e6edc9c0dff65e2569999a314c7c4ba
Gerrit-Change-Number: 43066
Gerrit-PatchSet: 1
Gerrit-Owner: Raul Rangel <rrangel(a)chromium.org>
Gerrit-Reviewer: Aaron Durbin <adurbin(a)chromium.org>
Gerrit-Reviewer: Furquan Shaikh <furquan(a)google.com>
Gerrit-Reviewer: Julius Werner <jwerner(a)chromium.org>
Gerrit-Reviewer: Martin Roth <martinroth(a)google.com>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-CC: Eric Peers <epeers(a)google.com>
Gerrit-CC: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-MessageType: newchange
Angel Pons has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/43207 )
Change subject: src/cpu/intel/haswell/finalize.c: Drop dead code
......................................................................
src/cpu/intel/haswell/finalize.c: Drop dead code
This code is not even being build-tested. Drop it before it grows moss.
Change-Id: I3fc616eeb975aae7a5937f8b555ae554010d8dd3
Signed-off-by: Angel Pons <th3fanbus(a)gmail.com>
---
M src/cpu/intel/haswell/finalize.c
1 file changed, 0 insertions(+), 37 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/07/43207/1
diff --git a/src/cpu/intel/haswell/finalize.c b/src/cpu/intel/haswell/finalize.c
index a6d38ae..1f84b82 100644
--- a/src/cpu/intel/haswell/finalize.c
+++ b/src/cpu/intel/haswell/finalize.c
@@ -4,43 +4,6 @@
#include <cpu/x86/msr.h>
#include "haswell.h"
-/* MSR Documentation based on
- * "Sandy Bridge Processor Family BIOS Writer's Guide (BWG)"
- * Document Number 504790
- * Revision 1.6.0, June 2012 */
-
void intel_cpu_haswell_finalize_smm(void)
{
-#if 0
- /* Lock C-State MSR */
- msr_set_bit(MSR_PKG_CST_CONFIG_CONTROL, 15);
-
- /* Lock AES-NI only if supported */
- if (cpuid_ecx(1) & (1 << 25))
- msr_set_bit(MSR_FEATURE_CONFIG, 0);
-
-#ifdef LOCK_POWER_CONTROL_REGISTERS
- /*
- * Lock the power control registers.
- *
- * These registers can be left unlocked if modifying power
- * limits from the OS is desirable. Modifying power limits
- * from the OS can be especially useful for experimentation
- * during early phases of system bringup while the thermal
- * power envelope is being proven.
- */
-
- msr_set_bit(MSR_PP0_CURRENT_CONFIG, 31);
- msr_set_bit(MSR_PP1_CURRENT_CONFIG, 31);
- msr_set_bit(MSR_PKG_POWER_LIMIT, 63);
- msr_set_bit(MSR_PP0_POWER_LIMIT, 31);
- msr_set_bit(MSR_PP1_POWER_LIMIT, 31);
-#endif
-
- /* Lock TM interrupts - route thermal events to all processors */
- msr_set_bit(MSR_MISC_PWR_MGMT, 22);
-
- /* Lock memory configuration to protect SMM */
- msr_set_bit(MSR_LT_LOCK_MEMORY, 0);
-#endif
}
--
To view, visit https://review.coreboot.org/c/coreboot/+/43207
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I3fc616eeb975aae7a5937f8b555ae554010d8dd3
Gerrit-Change-Number: 43207
Gerrit-PatchSet: 1
Gerrit-Owner: Angel Pons <th3fanbus(a)gmail.com>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-MessageType: newchange