build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/26666 )
Change subject: include/bootstate.h: Remove whitespace before tab
......................................................................
Patch Set 1:
(1 comment)
https://review.coreboot.org/#/c/26666/1/src/include/bootstate.h
File src/include/bootstate.h:
https://review.coreboot.org/#/c/26666/1/src/include/bootstate.h@127
PS1, Line 127: #define INIT_BOOT_STATE_CALLBACK_DEBUG(bscb_) \
Single statement macros should not use a do {} while (0) loop
--
To view, visit https://review.coreboot.org/26666
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: I78e912e00a85eedc724206a32d5c3e32064ba5c8
Gerrit-Change-Number: 26666
Gerrit-PatchSet: 1
Gerrit-Owner: Elyes HAOUAS <ehaouas(a)noos.fr>
Gerrit-CC: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Tue, 29 May 2018 17:47:34 +0000
Gerrit-HasComments: Yes
Gerrit-HasLabels: No
build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/23146 )
Change subject: sb/intel/common/spi.c: Add a SPI write protect function
......................................................................
Patch Set 13:
(4 comments)
https://review.coreboot.org/#/c/23146/13/src/southbridge/intel/common/spi.c
File src/southbridge/intel/common/spi.c:
https://review.coreboot.org/#/c/23146/13/src/southbridge/intel/common/spi.c…
PS13, Line 978: (((((limit) >> SPI_FPR_SHIFT) & ICH7_SPI_FPR_MASK) << ICH7_SPI_FPR_LIMIT_SHIFT) |\
line over 80 characters
https://review.coreboot.org/#/c/23146/13/src/southbridge/intel/common/spi.c…
PS13, Line 979: ((((base) >> SPI_FPR_SHIFT) & ICH7_SPI_FPR_MASK) << SPI_FPR_BASE_SHIFT))
line over 80 characters
https://review.coreboot.org/#/c/23146/13/src/southbridge/intel/common/spi.c…
PS13, Line 981: (((((limit) >> SPI_FPR_SHIFT) & ICH9_SPI_FPR_MASK) << ICH9_SPI_FPR_LIMIT_SHIFT) |\
line over 80 characters
https://review.coreboot.org/#/c/23146/13/src/southbridge/intel/common/spi.c…
PS13, Line 982: ((((base) >> SPI_FPR_SHIFT) & ICH9_SPI_FPR_MASK) << SPI_FPR_BASE_SHIFT))
line over 80 characters
--
To view, visit https://review.coreboot.org/23146
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-MessageType: comment
Gerrit-Change-Id: Id0a9a0de639c5d6761a77a56ceba6d89110a4ea1
Gerrit-Change-Number: 23146
Gerrit-PatchSet: 13
Gerrit-Owner: Arthur Heymans <arthur(a)aheymans.xyz>
Gerrit-Reviewer: Arthur Heymans <arthur(a)aheymans.xyz>
Gerrit-Reviewer: Jonathan Neuschäfer <j.neuschaefer(a)gmx.net>
Gerrit-Reviewer: Patrick Rudolph <siro(a)das-labor.org>
Gerrit-Reviewer: Paul Menzel <paulepanter(a)users.sourceforge.net>
Gerrit-Reviewer: build bot (Jenkins) <no-reply(a)coreboot.org>
Gerrit-Comment-Date: Tue, 29 May 2018 16:53:18 +0000
Gerrit-HasComments: Yes
Gerrit-HasLabels: No