
Change in coreboot[master]: nb/intel/haswell: Consolidate memory controller PCI driver structs
by Nico Huber (Code Review) Oct. 31, 2018
by Nico Huber (Code Review) Oct. 31, 2018
Oct. 31, 2018
1
0

Change in coreboot[master]: cpu/intel/haswell: Allow use of TSC for the monotonic timer
by Nico Huber (Code Review) Oct. 31, 2018
by Nico Huber (Code Review) Oct. 31, 2018
Oct. 31, 2018
1
0

Change in coreboot[master]: src/soc/intel/braswell/southcluster.c: Correct serial IRQ support
by Frans Hendriks (Code Review) Oct. 31, 2018
by Frans Hendriks (Code Review) Oct. 31, 2018
Oct. 31, 2018
1
0

Change in coreboot[master]: nb/intel/haswell: Add a PCI ID for a desktop memory controller
by Tristan Corrick (Code Review) Oct. 31, 2018
by Tristan Corrick (Code Review) Oct. 31, 2018
Oct. 31, 2018
1
0

Change in coreboot[master]: src/soc/intel/braswell/southcluster.c: Correct serail IRQ support
by Frans Hendriks (Code Review) Oct. 31, 2018
by Frans Hendriks (Code Review) Oct. 31, 2018
Oct. 31, 2018
1
0

Change in coreboot[master]: src/soc/intel/braswell/romstage/romstage.c: Perform RTC init in romstage
by Frans Hendriks (Code Review) Oct. 31, 2018
by Frans Hendriks (Code Review) Oct. 31, 2018
Oct. 31, 2018
1
0

Change in coreboot[master]: nb/intel/haswell: Consolidate memory controller PCI driver structs
by Tristan Corrick (Code Review) Oct. 31, 2018
by Tristan Corrick (Code Review) Oct. 31, 2018
Oct. 31, 2018
1
0

Change in coreboot[master]: cpu/intel/haswell: Allow use of TSC for the monotonic timer
by Tristan Corrick (Code Review) Oct. 31, 2018
by Tristan Corrick (Code Review) Oct. 31, 2018
Oct. 31, 2018
1
0

Change in coreboot[master]: security/tpm: Add function to measure a region device
by Philipp Deppenwiese (Code Review) Oct. 31, 2018
by Philipp Deppenwiese (Code Review) Oct. 31, 2018
Oct. 31, 2018
1
0

Change in coreboot[master]: security/tpm: Add function to measure a region device
by Philipp Deppenwiese (Code Review) Oct. 31, 2018
by Philipp Deppenwiese (Code Review) Oct. 31, 2018
Oct. 31, 2018
1
0